TMPM361F10FG Toshiba, TMPM361F10FG Datasheet - Page 339

• Manufacturer Part Number: TMPM361F10FG
• Manufacturer: Toshiba

Specifications of TMPM361F10FG

• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Contact Us
• Rom (kbytes): 1024K
• Rom Type: Flash
• Ram (kbytes): 64K
• Number Of Pins: 100
• Package: LQFP(14Ã?14)
• Vcc: 3V
• Cpu Mhz: 64
• Ssp (ch) Spi: 1
• I2c/sio (ch): 3
• Uart/sio (ch): 5
• Usb: -
• Can: -
• Ethernet: -
• External Bus Interface: Y
• Cs/wait Controller (ch): 4
• Dma Controller: 2
• 10-bit Da Converter: -
• 10-bit Ad Converter: 8
• 12-bit Ad Converter: -
• 16-bit Timer / Counter: 16
• Motor / Igbt Control: -
• Real Time Clock: 1
• Watchdog Timer: Y
• Osc Freq Detect: -
• Clock Gear: Y
• Low-power Hold Function: Y
• Remote Control Interface: Y
• Hardware Cec Controller: Y
• Comparators: -
• Low-voltage Detector: -
• Etm Hardware Trace: 4-bit

chronously. In the TMPM361F10FG, the following combinations allow to use.
ing. Setting of start timing for TBxRUN<TBPRUN, TBRUN> bit in the slave channel is not required.
If the mode is used with PPG output, the output can be applied to drive a motor.
TMRB is consisted of pairs of 4-channel TMRB. If one channel starts, remaining 3 channels can be start syn-
Use of the timer synchronous mode is specified in TBxCR<TBSYNC> bit.
Set "0" to the <TBSYNC> bit in the master channel.
If <TBSYNC>= "1" is set in the slave channel, the start timing is synchronized with master channel start tim-
・ <TBSYNC> = "0" : Timer operates individually.
・ <TBSYNC> = "1" : Timers operates synchronously.
Start trigger channel
(Master channel)
TMRBC
TMRB0
TMRB4
TMRB8
Page 315
Synchronous operation channel
TMRB9, TMRBA, TMRBB
TMRBD, TMRBE, TMRBF
TMRB1, TMRB2, TMRB3
TMRB5, TMRB6, TMRB7
(Slave channel)
TMPM361F10FG