TMPM361F10FG Toshiba, TMPM361F10FG Datasheet - Page 392

• Manufacturer Part Number: TMPM361F10FG
• Manufacturer: Toshiba

Specifications of TMPM361F10FG

• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Contact Us
• Rom (kbytes): 1024K
• Rom Type: Flash
• Ram (kbytes): 64K
• Number Of Pins: 100
• Package: LQFP(14Ã?14)
• Vcc: 3V
• Cpu Mhz: 64
• Ssp (ch) Spi: 1
• I2c/sio (ch): 3
• Uart/sio (ch): 5
• Usb: -
• Can: -
• Ethernet: -
• External Bus Interface: Y
• Cs/wait Controller (ch): 4
• Dma Controller: 2
• 10-bit Da Converter: -
• 10-bit Ad Converter: 8
• 12-bit Ad Converter: -
• 16-bit Timer / Counter: 16
• Motor / Igbt Control: -
• Real Time Clock: 1
• Watchdog Timer: Y
• Osc Freq Detect: -
• Clock Gear: Y
• Low-power Hold Function: Y
• Remote Control Interface: Y
• Hardware Cec Controller: Y
• Comparators: -
• Low-voltage Detector: -
• Etm Hardware Trace: 4-bit

12.16
Operation in Each Mode
12.16
12.16.1
12.16.1.1
mode to accept synchronous clock from an external source.
tion, refer to the previous sections describing receive/transmit FIFO functions.
Operation in Each Mode
Mode 0 consists of two modes, the SCLK output mode to output synchronous clock and the SCLK input
The following operational descriptions are for the case use of FIFO is disabled. For details of FIFO opera-
Mode 0 (I/O Interface Mode)
(1)
Transmitting Data
SCLK Output Mode
・ If the transmit double buffer is disabled (SCxMOD2<WBUF> = "0")
・ If the transmit double buffer is enabled (SCxMOD2<WBUF> = "1")
the CPU writes data to the transmit buffer. When all data is output, an interrupt (INTTXx)
is generated.
writes data to the transmit buffer while data transmission is halted or when data transmis-
sion from the transmit buffer (shift register) is completed. Simultaneously, the transmit buf-
fer empty flag SCxMOD2<TBEMP> is set to "1", and the INTTXx interrupt is generated.
mit buffer has no data to be moved to the transmit shift register, INTTXx interrupt is not gen-
erated and the SCLK output stops.
Data is output from the TXD pin and the clock is output from the SCLK pin each time
Data is moved from the transmit buffer to the transmit shift register when the CPU
When data is moved from the transmit buffer to the transmit shift register, if the trans-
Page 368
TMPM361F10FG