UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 1329

• Manufacturer Part Number: UPD70F3771GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3771GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CAN, CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
26.2 Registers to Check Reset Source
of the reset that occurred can be checked with the reset source flag register (RESF).
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
The V850ES/JG3-H and V850ES/JH3-H have four kinds of reset sources. After a reset has been released, the source
(1) Reset source flag register (RESF)
Note The value of the RESF register is set to 00H when a reset is executed via the RESET pin. When a reset
Caution Only "0" can be written to each bit of this register. If writing "0" conflicts with setting the flag
The RESF register is a special register that can be written only by a combination of specific sequences (see 3.4.8
Special registers).
The RESF register indicates the source from which a reset signal is generated.
This register can be read or written in 8-bit or 1-bit units.
RESET pin input sets this register to 00H. The initial value differs if the source of reset is other than the RESET pin
signal.
is executed by the watchdog timer 2 (WDT2), low-voltage detector (LVI), or clock monitor (CLM), the
reset flags of this register (WDT2RF bit, CLMRF bit, and LVIRF bit) are set. However, other sources are
retained.
(occurrence of reset), setting the flag takes precedence.
RESF
After reset: 00H
WDT2RF
CLMRF
LVIRF
0
1
0
1
0
1
0
Note
Not generated
Generated
Not generated
Generated
Not generated
Generated
R/W
0
Address: FFFFF888H
0
Reset signal from WDT2
Reset signal from CLM
Reset signal from LVI
WDT2RF
0
0
CHAPTER 26 RESET FUNCTIONS
CLMRF
LVIRF
Page 1329 of 1509