UPD70F3771GF-GAT-AX Renesas Electronics America, UPD70F3771GF-GAT-AX Datasheet - Page 614

• Manufacturer Part Number: UPD70F3771GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-H 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Hr

Specifications of UPD70F3771GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CAN, CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-H, V850ES/JH3-H
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
<1> Matching of the count value of the 16-bit counter and the value of the TAB1CCRm register as a result of
<2> Even if the PWM output does not change, the interrupt generated upon a match between the 16-bit
<3> The next match between the 16-bit counter and TAB1CCRm register is valid after the counter has changed
If the TAB1CCRm register is rewritten after its value matches the value of the 16-bit counter, the next match is
ignored after the first match occurs and the rewritten value is not reflected in the TOAB1Tm pin output. If the
register is rewritten while the counter is counting down, the match that occurs after the counter starts counting
down is valid (the match that occurs after the counter has started counting up is valid if the register is rewritten
while the counter is counting up).
Remarks 1. i, r, k = Set value of TAB1CCRm register
Figure 11-25. Example of Rewriting TAB1CCR1 to TAB1CCR3 Registers (Rewriting After Match Occurs)
(c) Rewriting TAB1OPT1 register
rewriting the register is ignored after a match signal has been generated, and the PWM output does not
change.
counter value and the TAB1CCRm register value (INTTAB1CCm) is output.
its counting direction to up or down, and the PWM output changes.
The interrupt culling counter is cleared when the TAB1OPT1 register is written. When the interrupt culling
counter has been cleared, the measured number of times the interrupt has occurred is discarded.
Consequently, the interrupt generation interval is temporarily extended.
To avoid this operation, rewrite the TAB1OPT1 register in the intermittent batch rewrite mode (transfer culling
mode).
For details of rewriting the TAB1OPT1 register, see 11.4.3 Interrupt culling function.
2. m = 1 to 3
INTTAB1CCm
CCRm buffer
TAB1CCRm
TOAB1Tm
pin output
counter
register
register
signal
16-bit
i
i
i
i
CHAPTER 11 MOTOR CONTROL FUNCTION
<1>
k
<2>
<3>
k
k
k
k
Page 614 of 1509