LFEC3E-3QN208I Lattice, LFEC3E-3QN208I Datasheet - Page 9
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFEC3E-3QN208I
Manufacturer Part Number
LFEC3E-3QN208I
Description
IC FPGA 3KLUTS 208PQFP
Manufacturer
Lattice
Series
EC3r
Datasheets
1.LFEC3E-5TN144C.pdf
(163 pages)
2.LFE3-35EA-8FN672I.pdf
(21 pages)
3.LFEC3E-3QN208I.pdf
(478 pages)
Specifications of LFEC3E-3QN208I
Number Of Logic Elements/cells
3100
Number Of Labs/clbs
-
Total Ram Bits
56320
Number Of I /o
145
Number Of Gates
-
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
208-BFQFP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
Q6377645
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFEC3E-3QN208I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 9 of 478
- Download datasheet (13Mb)
Lattice Semiconductor
Lattice Semiconductor Design Floorplanning
Lattice Semiconductor FPGA Successful Place and Route
HDL Design with Lattice Semiconductor FPGA Devices ................................................................................. 16-8
Technical Support Assistance........................................................................................................................ 16-17
Introduction ...................................................................................................................................................... 17-1
Supported Architectures................................................................................................................................... 17-1
Related Documentation.................................................................................................................................... 17-1
Floorplanning Definition ................................................................................................................................... 17-1
Complex FPGA Design Management .............................................................................................................. 17-1
Floorplanning Design Flow............................................................................................................................... 17-2
When to Floorplan............................................................................................................................................ 17-2
Floorplan to Improve Design Performance ...................................................................................................... 17-3
Floorplan to Preserve Module Performance .................................................................................................... 17-3
Floorplan for Design Reuse ............................................................................................................................. 17-3
How to Floorplan a Design............................................................................................................................... 17-4
Special Floorplanning Considerations.............................................................................................................. 17-7
Summary.......................................................................................................................................................... 17-7
Technical Support Assistance.......................................................................................................................... 17-8
Introduction ...................................................................................................................................................... 18-1
ispLEVER Place and Route Software (PAR) ................................................................................................... 18-1
General Strategy Guidelines ............................................................................................................................ 18-2
Analyzing Timing Reports ................................................................................................................................ 18-6
ispLEVER Controlled Place and Route.......................................................................................................... 18-10
Guided Map and PAR .................................................................................................................................... 18-14
Lattice Semiconductor FPGA Synthesis Library ..................................................................................... 16-8
Implementing Multiplexers .................................................................................................................... 16-10
Clock Dividers ....................................................................................................................................... 16-10
Register Control Signals ....................................................................................................................... 16-12
Use PIC Features.................................................................................................................................. 16-14
Implementation of Memories................................................................................................................. 16-16
Preventing Logic Replication and Limited Fanout................................................................................. 16-16
Use ispLEVER Project Navigator Results for Device Utilization and Performance .............................. 16-17
Design Performance Enhancement Strategies ....................................................................................... 17-4
Design Floorplanning Methodologies...................................................................................................... 17-4
When to use PGROUP vs. UGROUP ..................................................................................................... 17-4
Floorplanner GUI Usage ......................................................................................................................... 17-6
Embedded Block RAM Placement .......................................................................................................... 17-7
I/O Grouping............................................................................................................................................ 17-7
Large Module Grouping .......................................................................................................................... 17-7
Carry Chains and Bus Grouping ............................................................................................................. 17-7
SLICs in Groups...................................................................................................................................... 17-7
Placement ............................................................................................................................................... 18-1
Routing.................................................................................................................................................... 18-1
Timing Driven PAR Process.................................................................................................................... 18-2
Typical Design Preferences .................................................................................................................... 18-2
Proper Preferences ................................................................................................................................. 18-3
Translating Board Requirements into FPGA Preferences ...................................................................... 18-4
Example 1. Multicycle Between Two Different Clocks ............................................................................ 18-6
Example 2. CLOCK_TO_OUT with PLL Feedback................................................................................. 18-8
Running Multiple Routing Passes ......................................................................................................... 18-10
Using Multiple Placement Iterations (Cost Tables) ............................................................................... 18-11
Clock Boosting ...................................................................................................................................... 18-12
Notes on Guided Mapping .................................................................................................................... 18-15
Notes on Guided PAR........................................................................................................................... 18-15
8
LatticeECP/EC Family Data Sheet
Table of Contents
Related parts for LFEC3E-3QN208I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFEC3E-3T144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 97 IO 1.2V -3 Spd I
Manufacturer:
Lattice
![LFEC3E-3T100I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 67 IO 1.2V -3 Spd I
Manufacturer:
Lattice
![LFEC3E-3Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs 145 IO 1.2 V -3 Spd I
Manufacturer:
Lattice
![LFEC3E-3FN256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFEC3E-5TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs Pb-Free
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3QN208C](/photos/16/15/161504/qfp208_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 3.1K LUTs
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA LatticeEC Family 3100 Cells 340MHz 130nm (CMOS) Technology 1.2V 256-Pin FBGA
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3TN144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-4TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 97I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-3F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC3E-5TN100C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 67I/O 100-TQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-4QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 145I/O 208-PQFP
Manufacturer:
Lattice
Datasheet:
![LFEC3E-4F256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFEC3E-4FN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 3.1KLUTS 160I/O 256-BGA
Manufacturer:
Lattice
Datasheet: