MC56F8257MLH Freescale Semiconductor, MC56F8257MLH Datasheet - Page 438

DSC 64K FLASH 60MHZ 64-LQFP

MC56F8257MLH

Manufacturer Part Number
MC56F8257MLH
Description
DSC 64K FLASH 60MHZ 64-LQFP
Manufacturer
Freescale Semiconductor
Series
56F8xxxr

Specifications of MC56F8257MLH

Core Processor
56800E
Core Size
16-Bit
Speed
60MHz
Connectivity
CAN, I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
54
Program Memory Size
64KB (32K x 16)
Program Memory Type
FLASH
Ram Size
4K x 16
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x12b, D/A 1x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 105°C
Package / Case
64-LQFP
Product
DSCs
Processor Series
56800E
Core
56800E
Device Million Instructions Per Second
60 MIPs
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
54
Data Ram Size
8 KB
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
12 bit, 8 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC56F8257MLH
Manufacturer:
MOTOLOLA
Quantity:
560
Part Number:
MC56F8257MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Memory Map and Register Definition
Write: Anytime for TXEx flags when not in initialization mode; write of 1 clears flag,
write of 0 is ignored
Address: CAN_TFLG – F440h base + 6h offset = F446h
13.3.9 MSCAN Transmitter Interrupt Enable Register (CAN_TIER)
Address: CAN_TIER – F440h base + 7h offset = F447h
438
Reset
Reset
Read
Read
Write
Write
Bit
Bit
Reserved
15–3
Field
TXE
2–0
15
15
0
0
14
14
0
The CAN_TIER register is held in the reset state when the
initialization mode is active (INITRQ = 1 and INITAK = 1).
This register is writable when not in initialization mode
(INITRQ = 0 and INITAK = 0).
0
This read-only bitfield is reserved and always has the value zero.
Transmitter Buffer Empty
TXE[2:0] This flag indicates that the associated transmit message buffer is empty, and thus not scheduled
for transmission. The CPU must clear the flag after a message is set up in the transmit buffer and is due
for transmission. The MSCAN sets the flag after the message is sent successfully. The flag is also set by
the MSCAN when the transmission request is successfully aborted due to a pending abort request. If not
masked, a transmit interrupt is pending while this flag is set.
Clearing a TXEx flag also clears the corresponding ABTAKx. When a TXEx flag is set, the corresponding
ABTRQx bit is cleared. When listen-mode is active, the TXEx flags cannot be cleared and no transmission
is started.
Read and write accesses to the transmit buffer will be blocked, if the corresponding TXEx bit is cleared
(TXEx=0) and the buffer is scheduled for transmission.
0
1
The associated message buffer is full (loaded with a message due for transmission)
The associated message buffer is empty (not scheduled)
13
13
0
0
12
12
0
0
MC56F825x/4x Reference Manual, Rev. 2, 10/2010
11
11
0
0
CAN_TFLG field descriptions
10
10
0
0
0
0
0
0
9
9
Preliminary
NOTE
0
0
8
8
Description
0
0
7
7
0
0
6
6
0
0
5
5
0
0
4
4
0
0
3
3
Freescale Semiconductor
1
0
2
2
TXEIE
TXE
1
0
1
1
1
0
0
0

Related parts for MC56F8257MLH