TMPM330FWFG Toshiba, TMPM330FWFG Datasheet - Page 467

• Manufacturer Part Number: TMPM330FWFG
• Description: Microcontrollers (MCU) MCU w/ ARM Cortex-M3 128K FLASH, 8K SRAM
• Manufacturer: Toshiba

Specifications of TMPM330FWFG

• Processor Series: TX03
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Available
• Rom (kbytes): 128K
• Rom Type: Flash
• Ram (kbytes): 8K
• Number Of Pins: 100
• Package: LQFP(14×14)
• Vcc: 3V
• Cpu Mhz: 40
• Ssp (ch) Spi: -
• I2c/sio (ch): 3
• Uart/sio (ch): 3
• Usb: -
• Can: -
• Ethernet: -
• External Bus Interface: -
• Cs/wait Controller (ch): -
• Dma Controller: -
• 10-bit Da Converter: -
• 10-bit Ad Converter: 12
• 12-bit Ad Converter: -
• 16-bit Timer / Counter: 10
• Motor / Igbt Control: -
• Real Time Clock: 1
• Watchdog Timer: Y
• Osc Freq Detect: -
• Clock Gear: Y
• Low-power Hold Function: -
• Remote Control Interface: Y
• Hardware Cec Controller: Y
• Comparators: -
• Low-voltage Detector: -
• Etm Hardware Trace: 4-bit
• Lead Free Status / Rohs Status: Details

[7] Real time clock (RTC)
[8] Clock generator (CG)
[9] CEC
0x4004_010A
0x4004_010B
0x4004_010C
0x4004_010D
0x4004_010E
0x4004_010F
0x4004_020A
0x4004_020B
0x4004_020C
0x4004_020D
0x4004_020E
0x4004_020F
0x4004_030A
0x4004_030B
0x4004_030C
0x4004_030D
0x4004_030E
0x4004_030F
0x4004_0100
0x4004_0101
0x4004_0102
0x4004_0103
0x4004_0104
0x4004_0105
0x4004_0106
0x4004_0107
0x4004_0108
0x4004_0109
0x4004_0200
0x4004_0201
0x4004_0202
0x4004_0203
0x4004_0204
0x4004_0205
0x4004_0206
0x4004_0207
0x4004_0208
0x4004_0209
0x4004_0300
0x4004_0301
0x4004_0302
0x4004_0303
0x4004_0304
0x4004_0305
0x4004_0306
0x4004_0307
0x4004_0308
0x4004_0309
ADR
ADR
ADR
CECRESET
<reserved>
STBYCR0
STBYCR1
STBYCR2
MONTHR
OSCCR0
OSCCR1
CECADD
CECREN
Register
Register
SYSCR0
SYSCR1
SYSCR2
Register
HOURR
PLLSEL
YEARR
CECEN
DATER
PAGER
RESTR
SECR
DAYR
name
MINR
name
name
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
“
0x4004_021A
0x4004_021B
0x4004_021C
0x4004_021D
0x4004_021E
0x4004_031A
0x4004_031B
0x4004_031C
0x4004_031D
0x4004_031E
0x4004_011A
0x4004_011B
0x4004_011C
0x4004_011D
0x4004_011E
0x4004_011F
0x4004_0210
0x4004_0212
0x4004_0213
0x4004_0214
0x4004_0215
0x4004_0216
0x4004_0217
0x4004_0218
0x4004_0219
0x4004_021F
0x4004_0310
0x4004_0312
0x4004_0313
0x4004_0314
0x4004_0315
0x4004_0316
0x4004_0317
0x4004_0318
0x4004_0319
0x4004_031F
0x4004_0110
0x4004_0111
0x4004_0112
0x4004_0113
0x4004_0114
0x4004_0115
0x4004_0116
0x4004_0117
0x4004_0118
0x4004_0119
0x4004_0211
0x4004_0311
ADR
ADR
ADR
Under development
CECRBUF
CECRCR1
CECRCR2
CECRCR3
Register
Register
Register
RSTFLG
NMIFLG
CKSEL
ICRCG
name
name
name
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
“
“
“
“
“
“
“
Page455
0x4004_012A
0x4004_012B
0x4004_012C
0x4004_012D
0x4004_012E
0x4004_022A
0x4004_022B
0x4004_022C
0x4004_022D
0x4004_022E
0x4004_032A
0x4004_032B
0x4004_032C
0x4004_032D
0x4004_032E
0x4004_0120
0x4004_0121
0x4004_0122
0x4004_0123
0x4004_0124
0x4004_0125
0x4004_0126
0x4004_0127
0x4004_0128
0x4004_0129
0x4004_012F
0x4004_0220
0x4004_0221
0x4004_0222
0x4004_0223
0x4004_0224
0x4004_0225
0x4004_0226
0x4004_0227
0x4004_0228
0x4004_0229
0x4004_022F
0x4004_0320
0x4004_0321
0x4004_0322
0x4004_0323
0x4004_0324
0x4004_0325
0x4004_0326
0x4004_0327
0x4004_0328
0x4004_0329
0x4004_032F
ADR
ADR
ADR
CECRSTAT
<reserved>
<reserved>
<reserved>
CECTBUF
CECTEN
CECTCR
Register
Register
Register
IMCGA0
IMCGA1
IMCGA2
IMCGA3
IMCGB0
IMCGB1
IMCGB2
IMCGB3
IMCGC0
IMCGC1
IMCGC2
IMCGC3
IMCGD0
name
name
name
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
<R0>
“
“
“
0x4004_013A
0x4004_013B
0x4004_013C
0x4004_013D
0x4004_013E
0x4004_023A
0x4004_023B
0x4004_023C
0x4004_023D
0x4004_023E
0x4004_033A
0x4004_033B
0x4004_033C
0x4004_033D
0x4004_033E
0x4004_0130
0x4004_0131
0x4004_0132
0x4004_0133
0x4004_0134
0x4004_0135
0x4004_0136
0x4004_0137
0x4004_0138
0x4004_0139
0x4004_013F
0x4004_0230
0x4004_0231
0x4004_0232
0x4004_0233
0x4004_0234
0x4004_0235
0x4004_0236
0x4004_0237
0x4004_0238
0x4004_0239
0x4004_023F
0x4004_0330
0x4004_0331
0x4004_0332
0x4004_0333
0x4004_0334
0x4004_0335
0x4004_0336
0x4004_0337
0x4004_0338
0x4004_0339
0x4004_033F
ADR
ADR
ADR
CECTSTAT
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
<reserved>
Register
Register
Register
name
name
name
<R0>
<R0>
<R0>
TMPM330