UPD70F3786GJ-GAE-AX Renesas Electronics America, UPD70F3786GJ-GAE-AX Datasheet - Page 1493

no-image

UPD70F3786GJ-GAE-AX

Manufacturer Part Number
UPD70F3786GJ-GAE-AX
Description
MCU 32BIT V850ES/JX3-E 144-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Er
Datasheet

Specifications of UPD70F3786GJ-GAE-AX

Core Processor
RISC
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
100
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
124K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3786GJ-GAE-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3786GJ-GAE-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
23.5.5
controller. The DMAC in the Ethernet controller is used specifically for transmission and reception.
The dedicated DMA controller (DMAC) enables a DMA communication with the internal system bus of the Ethernet
All data to be transmitted and received is transferred by the DMAC in the Ethernet controller.
(1) DMA transfer mode
The following settings can be made by using the DMACM register.
Transfer mode
• Single transfer mode
• 4-beat incremental burst transfer mode
• 8-beat incremental burst transfer mode
• 16-beat incremental burst transfer mode
After the transfer mode has been set to the register, it will be applied from the next DMA transfer.
Cautions 1. A burst transfer mode of undefined length cannot be set to the register.
Dedicated DMAC
2. The register that sets the transfer mode is not locked during DMA transfer. If the setting
Undefined length burst transfer is automatically used by the Ethernet controller to
process fractional data.
This mode cannot be intentionally used to transfer all transfer data.
of this register is changed during DMA transfer, therefore, the current DMA cycle
becomes illegal. Do not change the set value of the register during DMA transfer (when
RXEN_STA = 1 or TXEN_STA = 1).
CHAPTER 23 ETHERNET CONTROLLER
User’s Manual U19601EJ2V0UD
1491

Related parts for UPD70F3786GJ-GAE-AX