UPD70F3786GJ-GAE-AX Renesas Electronics America, UPD70F3786GJ-GAE-AX Datasheet - Page 1615

• Manufacturer Part Number: UPD70F3786GJ-GAE-AX
• Description: MCU 32BIT V850ES/JX3-E 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Er

Specifications of UPD70F3786GJ-GAE-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: CAN, CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 100
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 124K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

27.4.2 Releasing IDLE1 mode
unmasked external interrupt request signal (INTPn pin input), unmasked internal interrupt request signal from a
peripheral function operable in the IDLE1 mode, or reset signal (reset by RESET pin input, WDT2RES signal, low-
voltage detector (LVI), or clock monitor (CLM)).
Non-maskable interrupt request
signal
Maskable interrupt request signal
The IDLE1 mode is released by a non-maskable interrupt request signal (NMI pin input, INTWDT2 signal),
After the IDLE1 mode has been released, the normal operation mode is restored.
(1) Releasing IDLE1 mode by non-maskable interrupt request signal or unmasked maskable interrupt
(2) Releasing IDLE1 mode by reset
request signal
The IDLE1 mode is released by a non-maskable interrupt request signal or an unmasked maskable interrupt
request signal, regardless of the priority of the interrupt request signal. If the IDLE1 mode is set in an interrupt
servicing routine, however, an interrupt request signal that is issued later is processed as follows.
(a) If an interrupt request signal with a priority lower than that of the interrupt request currently being serviced
(b) If an interrupt request signal with a priority higher than that of the interrupt request currently being serviced
The same operation as the normal reset operation is performed.
Caution An interrupt request signal that is disabled by setting the PSC.NMI1M, PSC.NMI0M, and
Remark
Release Source
is issued, the IDLE1 mode is released, but that interrupt request signal is not acknowledged. The interrupt
request signal itself is retained.
is issued (including a non-maskable interrupt request signal), the IDLE1 mode is released and that
interrupt request signal is acknowledged.
Table 27-4. Operation After Releasing IDLE1 Mode by Interrupt Request Signal
PSC.INTM bits to 1 becomes invalid and IDLE1 mode is not released.
n = 00 to 20: V850ES/JH3-E
n = 00 to 25: V850ES/JJ3-E
Execution branches to the handler address after securing the prescribed setup time.
Execution branches to the handler address
or the next instruction is executed after
securing the prescribed setup time.
CHAPTER 27 STANDBY FUNCTION
Interrupt Enabled (EI) Status
User’s Manual U19601EJ2V0UD
The next instruction is executed after
securing the prescribed setup time.
Interrupt Disabled (DI) Status
1613