UPD70F3786GJ-GAE-AX Renesas Electronics America, UPD70F3786GJ-GAE-AX Datasheet - Page 790

• Manufacturer Part Number: UPD70F3786GJ-GAE-AX
• Description: MCU 32BIT V850ES/JX3-E 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Er

Specifications of UPD70F3786GJ-GAE-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: CAN, CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 100
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 124K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

788
Figure 16-19. Example of Continuous Transmission (Pending Mode) Processing in FIFO Mode (DMA Control)
(7) Example of continuous transmission (pending mode) processing in FIFO mode (DMA control)
Notes 1.
Remark
2.
Set UARTBn/DMAC-related
m = 0 to 3
n = 0, 1
In this control flow example, transmission of the data described in Note 2 is executed by a CPU
write operation. Exercise care in setting the number of data for DMA transfer (DBCm register) and
the source address (DSAmH, DSAmL registers).
Write as many transmit data as the number set as the trigger by the UBnFIC2.UBnTT3 to
UBnFIC2.UBnTT0 bits (= 1 byte) to transmit FIFO.
INTUBnTIF interrupt = 1?
UBnTXE = 1 (UBnCTL0)
UBnTXE = 0 (UBnCTL0)
Write transmit FIFO
DTFRm register = 28H
Emm = 1 (DCHCm)
Clear transmit FIFO
CHAPTER 16 ASYNCHRONOUS SERIAL INTERFACE B WITH FIFO (UARTBn)
DMA ended?
registers
START
END
Yes
Yes
Note 1
Note 2
No
No
User’s Manual U19601EJ2V0UD
: Write transmit data
: Assign DMA transfer destination
: Enable DMA transfer
: Enable transmission
: DMA transfer ended?
: Transmission ended?
: Disable transmission
(in the case of INTUBnTIT) and clear DFm bit