mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 432

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
8-Bit Serial Peripheral Interface (SPIV3)
output enable bit determines whether this pin acts as the mode fault input (SPI1C1[SSOE] = 0) or as the
slave select output (SSOE = 1).
19.3
19.3.1
The SPI is disabled in all stop modes, regardless of the settings before executing the STOP instruction.
During stop2 mode, the SPI module is fully powered down. Upon wake-up from stop2 mode, the SPI
module is in the reset state. During stop3 mode, clocks to the SPI module are halted. No registers are
affected. If stop3 is exited with a reset, the SPI is placed into its reset state. If stop3 is exited with an
interrupt, the SPI continues from the state it was in when stop3 was entered.
19.4
The SPI contains five 8-bit registers to select SPI options, control baud rate, report SPI status, and for
transmit/receive data.
Refer to the direct-page register summary in the memory chapter of this document for the absolute address
assignments for all SPI registers. This section refers to registers and control bits only by their names, and
a Freescale-provided equate or header file is used to translate these names into the appropriate absolute
addresses.
19.4.1
This read/write register includes the SPI enable control, interrupt enables, and configuration options.
19-6
Reset
Field
SPIE
SPE
7
6
W
R
Modes of Operation
Register Definition
SPIE
SPI in Stop Modes
SPI Control Register 1 (SPI1C1)
SPI Interrupt Enable (for SPRF and MODF). This is the interrupt enable for SPI receive buffer full (SPRF) and
mode fault (MODF) events.
0 Interrupts from SPRF and MODF inhibited (use polling)
1 When SPRF or MODF is 1, request a hardware interrupt
SPI System Enable. Disabling the SPI halts any transfer in progress, clears data buffers, and initializes internal
state machines. SPRF is cleared and SPTEF is set to indicate the SPI transmit data buffer is empty.
0 SPI system inactive
1 SPI system enabled
0
7
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
SPE
0
6
Figure 19-4. SPI Control Register 1 (SPI1C1)
Table 19-1. SPI1C1 Field Descriptions
SPTIE
0
5
MSTR
0
4
Description
CPOL
3
0
CPHA
1
2
Freescale Semiconductor
SSOE
0
1
LSBFE
0
0

Related parts for mcf51ac256a