mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 517

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
valid bit. These registers’ contents are compared with the processor’s program counter register when TDR
is configured appropriately.
The PC breakpoint registers are accessible in supervisor mode using the WDEBUG instruction and
through the BDM port using the WRITE_DREG command using values shown in
Command Set Descriptions”.
Figure 22-13
via the BDM port using the WRITE_DREG command. PBMR only masks PBR0.
Freescale Semiconductor
Address
Address
Field
Field
31–0
31–1
V
0
Reset – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – –
Reset – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – 0
DRc: 0x08 (PBR0)
DRc: 0x18 (PBR1)
PC breakpoint address. The address to be compared with the PC as a breakpoint trigger. Because all instruction
sizes are multiples of 2 bytes, bit 0 of the address should always be zero.
PC breakpoint address. The 31-bit address to be compared with the PC as a breakpoint trigger.
Valid bit. This bit must be set for the PC breakpoint to occur at the address specified in the Address field.
0 PBR is disabled.
1 PBR is enabled.
W
W
R
R
shows PBMR. PBMR is accessible in supervisor mode using the WDEBUG instruction and
0x1A (PBR2)
0x1C (PBR3)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
Version 1 ColdFire core devices implement a 24-bit, 16 MB address map.
When programming these registers with a 32-bit address, the upper byte
must be zero-filled.
Figure 22-12. Program Counter Breakpoint Register n (PBRn, n = 1,2,3)
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Figure 22-11. Program Counter Breakpoint Register 0 (PBR0)
Table 22-15. PBR0 Field Descriptions
Table 22-16. PBRn Field Descriptions
NOTE
Description
Description
Address
Address
Version 1 ColdFire Debug (CF1_DEBUG)
Access: Supervisor write-only
Access: Supervisor write-only
8
8
7
7
Section 22.4.1.4, “BDM
6
6
5
5
BDM write-only
BDM write-only
4
4
3
3
2
2
1
1
V
0
0
22-25

Related parts for mcf51ac256a