mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 521

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
number (CRN)
Core register
22.4
22.4.1
This section provides details on the background debug serial interface controller (BDC) and the BDM
command set.
The BDC provides a single-wire debug interface to the target MCU. As shown in the Version 1 ColdFire
core block diagram of
and the remaining debug modules, including the ColdFire background debug logic, the real-time debug
hardware, and the PST/DDATA trace logic. This interface provides a convenient means for programming
the on-chip flash and other non-volatile memories. The BDC is the primary debug interface for
development and allows non-intrusive access to memory data and traditional debug features such as
run/halt control, read/write of core registers, breakpoints, and single instruction step.
Features of the background debug controller (BDC) include:
Freescale Semiconductor
0x1A
0x1B
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
Single dedicated pin for mode selection and background communications
Special BDC registers not located in system memory map
SYNC command to determine target communications rate
Non-intrusive commands for memory access
Active background (halt) mode commands for core register access
GO command to resume execution
BACKGROUND command to halt core or wake CPU from low-power modes
Oscillator runs in stop mode, if BDM enabled
Functional Description
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
10[1:0]
26[1:0]
42[1:0]
58[1:0]
Background Debug Mode (BDM)
TB #05[3:0]
TB #21[3:0]
TB #37[3:0]
TB #53[3:0]
TB #00
TB #16
TB #32
TB #48
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Figure
TB #11
TB #27
TB #43
TB #59
Figure 22-16. PST Trace Buffer Entries and Locations
TB #06
TB #22
TB #38
TB #54
22-1, the BDC module interfaces between the single-pin (BKGD) interface
TB #01
TB #17
TB #33
TB #49
TB #12
TB #28
TB #44
TB #60
TB #07
TB #23
TB #39
TB #55
TB #02
TB #18
TB #34
TB #50
TB #13
TB #29
TB #45
TB #61
TB #08
TB #24
TB #40
TB #56
TB #03
TB #19
TB #35
TB #51
Version 1 ColdFire Debug (CF1_DEBUG)
TB #14
TB #30
TB #46
TB #62
9
8
TB #09
TB #25
TB #41
TB #57
7
6
TB #04
TB #20
TB #36
TB #52
5
4
TB #15
TB #31
TB #47
TB #63
3
TB #10[5:2]
TB #26[5:2]
TB #42[5:2]
TB #58[5:2]
2
22-29
05[5:4]
21[5:4]
37[5:4]
53[5:4]
1
0

Related parts for mcf51ac256a