mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 558

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
Version 1 ColdFire Debug (CF1_DEBUG)
22.4.4.4
This section specifies the ColdFire processor and debug module’s generation of the processor status (PST)
and debug data (DDATA) output on an instruction basis. In general, the PST/DDATA output for an
instruction is defined as follows:
where the {...} definition is optional operand information defined by the setting of the CSR, and [...]
indicates the presence of one value from the list.
The CSR provides capabilities to display operands based on reference type (read, write, or both). A PST
value {0x08, 0x09, or 0x0B} identifies the size and presence of valid data to follow in the PST trace buffer
(PSTB) {1, 2, or 4 bytes, respectively}. Additionally, CSR[DDC] specifies whether operand data capture
is enabled and what size. Also, for certain change-of-flow instructions, CSR[BTB] provides the capability
to display the target instruction address in the PSTB (2 or 3 bytes) using a PST value of 0x0D or 0x0E,
respectively.
22.4.4.4.1
Table 22-28
register. In this definition, the y suffix generally denotes the source, and x denotes the destination operand.
For a given instruction, the optional operand data is displayed only for those effective addresses
referencing memory. The DD nomenclature refers to the DDATA outputs.
22-66
add.l
add.l
adda.l
addi.l
addq.l
addx.l
and.l
and.l
andi.l
asl.l
asr.l
bcc.{b,w,l}
bchg.{b,l}
bchg.{b,l}
bclr.{b,l}
Instruction
PST = 0x01, {PST = 0x0[89B], DDATA = operand}
shows the PST/DDATA specification for user-mode instructions. Rn represents any {Dn, An}
Processor Status, Debug Data Definition
User Instruction Set
<ea>y,Dx
Dy,<ea>x
#<data>,Dx
Dy,Dx
<ea>y,Dx
Dy,<ea>x
#<data>,Dx
{Dy,#<data>},Dx
{Dy,#<data>},Dx
#<data>,<ea>x
Dy,<ea>x
#<data>,<ea>x
<ea>y,Ax
#<data>,<ea>x
Operand Syntax
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Table 22-28. PST/DDATA Specification for User-Mode Instructions
PST = 0x01, {PST = 0x0B, DD = source operand}
PST = 0x01, {PST = 0x0B, DD = source}, {PST = 0x0B, DD = destination}
PST = 0x01, {PST = 0x0B, DD = source operand}
PST = 0x01
PST = 0x01, {PST = 0x0B, DD = source}, {PST = 0x0B, DD = destination}
PST = 0x01
PST = 0x01, {PST = 0x0B, DD = source operand}
PST = 0x01, {PST = 0x0B, DD = source}, {PST = 0x0B, DD = destination}
PST = 0x01
PST = 0x01
PST = 0x01
if taken, then PST = 0x05, else PST = 0x01
PST = 0x01, {PST = 0x08, DD = source}, {PST = 0x08, DD = destination}
PST = 0x01, {PST = 0x08, DD = source}, {PST = 0x08, DD = destination}
PST = 0x01, {PST = 0x08, DD = source}, {PST = 0x08, DD = destination}
PST/DDATA
Freescale Semiconductor

Related parts for mcf51ac256a