mcf51ac256a Freescale Semiconductor, Inc, mcf51ac256a Datasheet - Page 518

no-image

mcf51ac256a

Manufacturer Part Number
mcf51ac256a
Description
Mcf51ac Flexis
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFGE
Manufacturer:
FREESCALE
Quantity:
2 400
Part Number:
mcf51ac256aCFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCLKE
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
mcf51ac256aCLKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf51ac256aCPUE
Manufacturer:
MURATA
Quantity:
1 000
Version 1 ColdFire Debug (CF1_DEBUG)
22.3.9
The ABLR and ABHR define regions in the processor’s data address space that can be used as part of the
trigger. These register values are compared with the address for each transfer on the processor’s high-speed
local bus. The trigger definition register (TDR) identifies the trigger as one of three cases:
The address breakpoint registers are accessible in supervisor mode using the WDEBUG instruction and
through the BDM port using the WRITE_DREG command using values shown in
Command Set Descriptions.”
22-26
Field
Mask
31–0
Identical to the value in ABLR
Inside the range bound by ABLR and ABHR inclusive
Outside that same range
ABHR
Reset – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – –
Reset
ABLR
Reset
DRc: 0x09 (PBMR)
DRc: 0x0C (ABHR)
PC breakpoint mask. If using PBR0, this register must be initialized since it is undefined after reset.
0 The corresponding PBR0 bit is compared to the appropriate PC bit.
1 The corresponding PBR0 bit is ignored.
W
W
R
R
Address Breakpoint Registers (ABLR, ABHR)
0x0D (ABLR)
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
– – – – – – – – – – – – – – – – – – – – – – – – – – – – – – – –
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Version 1 ColdFire core devices implement a 24-bit, 16 MB address map.
When programming these registers with a 32-bit address, the upper byte
must be zero-filled.
MCF51AC256 ColdFire Integrated Microcontroller Reference Manual, Rev. 5
Figure 22-13. Program Counter Breakpoint Mask Register (PBMR)
Figure 22-14. Address Breakpoint Registers (ABLR, ABHR)
Table 22-17. PBMR Field Descriptions
NOTE
Description
Address
Mask
Access: Supervisor write-only
Access: Supervisor write-only
8
8
7
7
Section 22.4.1.4, “BDM
6
6
Freescale Semiconductor
5
5
BDM write-only
BDM write-only
4
4
3
3
2
2
1
1
0
0

Related parts for mcf51ac256a