AT91SAM9G45-EKES Atmel, AT91SAM9G45-EKES Datasheet - Page 1032
AT91SAM9G45-EKES
Manufacturer Part Number
AT91SAM9G45-EKES
Description
KIT EVAL FOR AT91SAM9G45
Manufacturer
Atmel
Series
AT91SAM Smart ARMr
Type
MCUr
Datasheets
1.AT91SAM9G45-EKES.pdf
(56 pages)
2.AT91SAM9G45-EKES.pdf
(1218 pages)
3.AT91SAM9G45-EKES.pdf
(66 pages)
Specifications of AT91SAM9G45-EKES
Contents
Board
Processor To Be Evaluated
SAM9G45
Data Bus Width
32 bit
Interface Type
I2C, SPI, UART
Maximum Operating Temperature
+ 50 C
Minimum Operating Temperature
- 10 C
Operating Supply Voltage
1.8 V to 3.3 V
For Use With/related Products
AT91SAM9G45
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
Q4626953
- Current page: 1032 of 1218
- Download datasheet (19Mb)
1032
AT91SAM9G45
Figure 42-4. Non Overlapped Center Aligned Waveforms
Note:
• the waveform duty cycle. This channel parameter is defined in the CDTY field of the
• the waveform polarity. At the beginning of the period, the signal can be at high or low level.
• the waveform alignment. The output waveform can be left or center aligned. Center aligned
If the waveform is center aligned then the output waveform period depends on the counter
source clock and can be calculated:
By using the Master Clock (MCK) divided by an X given prescaler value
(with X being 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, or 1024). The resulting period formula will
be:
By using a Master Clock divided by one of both DIVA or DIVB divider, the formula becomes,
respectively:
PWM_CDTYx register.
If the waveform is left aligned then:
If the waveform is center aligned, then:
This property is defined in the CPOL field of the PWM_CMRx register. By default the signal
starts by a low level.
waveforms can be used to generate non overlapped waveforms. This property is defined in
the CALG field of the PWM_CMRx register. The default mode is left aligned.
--------------------------------------------- -
--------------------------------------------------- -
---------------------------------------- -
PWM0
PWM1
X*CPRD*DIVA
2*X*CPRD*DIVA
2 X CPRD
duty cycle
duty cycle
1. See
MCK
MCK
MCK
Figure 42-5 on page 1034
No overlap
=
=
------------------------------------------------------------------------------------------------------- -
---------------------------------------------------------------------------------------------------------------------- -
period 1 fchannel_x_clock
or
period 2
or
--------------------------------------------- -
X*CPRD*DIVB
Period
--------------------------------------------------- -
2*X*CPRD*DIVB
–
MCK
MCK
–
1 fchannel_x_clock
period
period 2
for a detailed description of center aligned waveforms.
CDTY
CDTY
6438F–ATARM–21-Jun-10
Related parts for AT91SAM9G45-EKES
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MCU ARM9 64K SRAM 144-LFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM7 MCU FLASH 256K 100LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM9 MPU 217-LFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ARM9 ULTRA LOW PWR 217-LFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ARM9 324-TFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC MCU ARM9 SAMPLING 217CBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM9 MCU 217-LFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM9 MCU 208-PQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ARM 512K HS FLASH 100-LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU ARM 512K HS FLASH 100-TFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM9 MCU 200 MHZ 324-TFBGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM MCU 16BIT 128K 256BGA
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM7 MCU 32BIT 128K 64LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM7 MCU FLASH 256K 128-LQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC ARM7 MCU FLASH 512K 128-LQFP
Manufacturer:
Atmel
Datasheet: