TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 190

no-image

TMP92CF26AXBG

Manufacturer Part Number
TMP92CF26AXBG
Description
Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMP92CF26AXBG

Processor Series
TLCS-900
Core
900/H
Data Bus Width
16 bit
Program Memory Type
ROM
Program Memory Size
8 KB
Data Ram Size
144 KB
Interface Type
I2C, I2S, UART, USB
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
136
Number Of Timers
10
Maximum Operating Temperature
+ 50 C
Mounting Style
SMD/SMT
Package / Case
FBGA-228
Development Tools By Supplier
BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA
Quantity:
4 000
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
(2) Memory specification
(3) Data bus width specification
Note: SDRAM can be associated with the CS1 or CS2 space.
Note: The data bus width for SDRAM should be defined as 16 bits by setting BnCSH<BnBUS1:BnBUS0> to 01.
Note: If two memories with different bus widths are assigned to consecutive addresses, do not execute an
BnCSH<BnOM1:0>
BnCSH<BnBUS1:BnBUS0>
<BnBUS1> <BnBUS0>
with each address spaces. The interface signal that corresponds to the specified memory
type is generated. The memory type is specified as follows:
BnCSH<BnBUS1:BnBUS0> bits as follows:
controller to transfer operands to or from the selected address spaces while automatically
determining the data bus width. On which part of the data bus the data is actually placed
is determined by the data size, bus width and start address. The table below provides a
detailed description of the actual bus operation.
setting information of when the memory bus width is set to be 32 bits in the table.
BnOM1
Setting the BnCSH<BnOM1:BnOM0> bits specifies the memory type that is associated
The
As described above, the TMP92CF26A supports dinamic bus sizing, which allows the
The TMP92CF26A has only 16 external data bus pins. Therefore, please ignore the
instruction that accesses the addresses crossing the boundary between those memories. Otherwise, a
read/write operation might not be performed correctly.
0
0
1
1
0
0
1
1
data
BnOM0
bus
0
1
0
1
0
1
0
1
width
SRAM/ROM (Default)
can
92CF26A-189
Memory Type
(Reserved)
(Reserved)
8-bit bus mode (Default)
SDRAM
Don’t use this setting
be
16-bit bus mode
Bus Width
Reserved
specified
for
each
address
space
TMP92CF26A
2007-11-21
by
the

Related parts for TMP92CF26AXBG