TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 215

no-image

TMP92CF26AXBG

Manufacturer Part Number
TMP92CF26AXBG
Description
Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMP92CF26AXBG

Processor Series
TLCS-900
Core
900/H
Data Bus Width
16 bit
Program Memory Type
ROM
Program Memory Size
8 KB
Data Ram Size
144 KB
Interface Type
I2C, I2S, UART, USB
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
136
Number Of Timers
10
Maximum Operating Temperature
+ 50 C
Mounting Style
SMD/SMT
Package / Case
FBGA-228
Development Tools By Supplier
BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA
Quantity:
4 000
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
LOCALWX
(0898H)
(0899H)
LOCALWY
(089AH)
(089BH)
3.9.2.4
Bit Symbol
Read/Write
Reset State
Function
Bit Symbol
Read/Write
Reset State
Function
Bit Symbol
Read/Write
Reset State
Function
Bit Symbol
Read/Write
Reset State
Function
used as write data memory. The following example shows how to specify bank 1 for storing
write data in the LOCAL-X area. The instruction, “ldw (xix), wa,” writes the wa register
value of the CPU into the memory location at the address xix. When loading the address xix
into the read-data bank register, the bank is only enabled upon a data (operand) write
operation for the memory location at the address xix.
(Example)
These registers should be loaded with bank number values to specify the banks to be
Write-Data Bank Registers
Bank for
LOCAL-X
0: Disable
1: Enable
Bank for
LOCAL-Y
0: Disable
1: Enable
R/W
LYE
R/W
LXE
15
15
X7
7
7
0
0
0
ld
ld
ldw
ldw
(Since bank 0 is overlapping with the COMMON area, this filed must not be specified as 0.)
xix, 200000h
(localwx), 81h
wa, (localwx)
(xix), wa
14
14
X6
6
6
0
LOCAL-X Register for Write Data
LOCAL-Y Register for Write Data
Settings of the X8 through X0 bits and their corresponding chip select signals
Specify the bank number for the LOCAL-X area
(Since bank 3 is overlapping with the COMMON area, this filed must not be
13
92CF26A-214
13
X5
Y5
5
0
5
0
Specify the bank number for the LOCAL-X area
Specify the bank number for the LOCAL-Y area
000000000 to 011111111 CSXA
100000000 to 111111111 CSXB
12
;
;
;
;
X4
12
Y4
4
0
4
0
Specify the write-data bank number.
← Insert a dummy instruction that accesses SFR
Write to bank 1 of the LOCAL-X area
R/W
X3
11
Y3
11
3
0
3
specified as 3.)
0
R/W
10
X2
10
Y2
2
0
2
0
X1
Y1
1
9
0
1
9
0
TMP92CF26A
2007-11-21
R/W
X0
X8
Y0
0
8
0
0
0
8
0

Related parts for TMP92CF26AXBG