TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 306

no-image

TMP92CF26AXBG

Manufacturer Part Number
TMP92CF26AXBG
Description
Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMP92CF26AXBG

Processor Series
TLCS-900
Core
900/H
Data Bus Width
16 bit
Program Memory Type
ROM
Program Memory Size
8 KB
Data Ram Size
144 KB
Interface Type
I2C, I2S, UART, USB
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
136
Number Of Timers
10
Maximum Operating Temperature
+ 50 C
Mounting Style
SMD/SMT
Package / Case
FBGA-228
Development Tools By Supplier
BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA
Quantity:
4 000
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Note: If an inversion by the match-detect signal and a setting change via the TB0FFCR register occurs
(6) Comparators (CP10, CP11)
(7) Timer flip-flops (TB0FF0)
simultaneously, the resultant operation varies depending on the situation, as shown below.
UC10 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect
a match. If a match is detected, the comparator generates an interrupt (INTTB00 or
INTTB01 respectively).
the latch signals to the capture registers. Inversion can be enabled and disabled for
each element using TB0FFCR<TB0C0T1, TB0E1T1, TB0E0T1>.
<TB0FF0C1:0>, TB0FF0 will be inverted. If “01” is written to the capture registers, the
value of TB0FF0 will be set to “1”. If “10” is written to the capture registers, the value
of TB0FF0 will be set to “0”.
simultaneously, two case (it is inverted and it is not inverted) are occurred. Therefore,
if changing inversion control (inversion enable/disable), stop timer operation
beforehand.
shared with PP6) and TB0OUT1 (which is shared with PP7). Timer output should be
specified using the port P function register.
CP10 and CP11 are 16-bit comparators which compare the value in the up counter
These flip-flops are inverted by the match detect signals from the comparators and
After a reset the value of TB0FF0 is undefined. If “00” is written to TB0FFCR
If an inversion by match-detect signal and inversion disable setting occur
The values of TB0FF0 can be output via the timer output pins TB0OUT0 (which is
the flip-flop will be inverted only once.
occur simultaneously, the flip-flop will be set to 1.
register occur simultanerously, the flip-flop will be cleared to 0.
If an inversion by the match-detect signal and an inversion via the register occur simultaneously,
If an inversion by the match-detect siganl and an attempt to set the flip-flop to 1 via the register
If an inversion by the match-detect signal and an attmept to cleare the flip-flop to 0 via the
92CF26A-305
TMP92CF26A
2007-11-21

Related parts for TMP92CF26AXBG