TMP92CF26AXBG Toshiba, TMP92CF26AXBG Datasheet - Page 404

no-image

TMP92CF26AXBG

Manufacturer Part Number
TMP92CF26AXBG
Description
Microcontrollers (MCU) TLCS-900/H1 ROMLESS 144KB RAM
Manufacturer
Toshiba
Datasheet

Specifications of TMP92CF26AXBG

Processor Series
TLCS-900
Core
900/H
Data Bus Width
16 bit
Program Memory Type
ROM
Program Memory Size
8 KB
Data Ram Size
144 KB
Interface Type
I2C, I2S, UART, USB
Maximum Clock Frequency
80 MHz
Number Of Programmable I/os
136
Number Of Timers
10
Maximum Operating Temperature
+ 50 C
Mounting Style
SMD/SMT
Package / Case
FBGA-228
Development Tools By Supplier
BM1040R0A, BM1055R0B, SW96CN0-ZCC, SW00MN0-ZCC
Minimum Operating Temperature
0 C
On-chip Adc
10 bit, 6 Channel
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA
Quantity:
4 000
Part Number:
TMP92CF26AXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Port Status
(07E0H)
Standard Request Mode
(07D8H)
bit Symbol
Read/Write
Reset State
3.16.3.18 Port Status Register
3.16.3.19 Standard Request Mode Register
S_Intetface
G_Interface
S_Config
G_Config
G_Descript
S_Feature
C_Feature
G_Status
Note: The TMP92CF26A doed not use this register since not support printer-class.
bit Symbol
Read/Write
Reset State
using this data.
on reset.
in hardware, or by control through software. Each bit represents a kind of request.
automatically by hardware. When the relevant bit in this register is set to “1”, the
answer is controlled by software. If a request is received during hardware control, the
interrupt signal (INT_SETUP, INT_EP0, INT_STAS, INT_STAN) is set to disable. If a
request is received during software control, the interrupt signal is asserted, and it is
controlled by software.
This register is used when a request of printer class request is received.
In the case of a GET_PORT_STATUS request, the UDC operates automatically
Reserved7
The data should be written before receiving request.
Write “0” to the <Reserved> bit of this register. This register is initialized to “18H”
This register sets the answer for Standard Request either answering automatically
When the relevant bit in this register is set to “0”, the answer is executed
W
7
0
S_Interface
R/W
7
0
Reserved6
(Bit 7) : SET_INTERFACE
(Bit 6) : GET_INTERFACE
(Bit 5) : SET_CONFIGRATION
(Bit 4) : GET_CONFIGRATION
(Bit 3) : GET_DESCRIPTOR
(Bit 2) : SET_FEATURE
(Bit 1) : CLEAR_FEATURE
(Bit 0) : GET_STATUS
W
6
0
G_Interface
R/W
6
0
PaperError
92CF26A-403
W
5
0
S_Config
R/W
5
0
Select
W
4
G_Config
1
R/W
4
0
NotError
G_Descript
W
3
1
R/W
3
0
Reserved2
S_Feature
W
2
0
R/W
2
0
Reserved1
C_Feature
W
1
R/W
0
TMP92CF26A
1
0
2007-11-21
Reserved0
G_Status
R/W
W
0
0
0
0

Related parts for TMP92CF26AXBG