AT91SAM9G45-CU Atmel, AT91SAM9G45-CU Datasheet - Page 1061

• Manufacturer Part Number: AT91SAM9G45-CU
• Description: MCU ARM9 324-TFBGA
• Manufacturer: Atmel
• Series: AT91SAMr

Specifications of AT91SAM9G45-CU

• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 400MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, MMC, SPI, SSC, UART/USART, USB
• Peripherals: AC'97, DMA, I²S, LCD, POR, PWM, WDT
• Number Of I /o: 160
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: ROM
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 0.9 V ~ 1.1 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 324-TFBGA
• Processor Series: AT91SAMx
• Core: ARM926EJ-S
• Data Bus Width: 32 bit
• Data Ram Size: 64 KB
• Interface Type: I2C, SPI, UART
• Maximum Clock Frequency: 800 MHz
• Number Of Programmable I/os: 160
• Number Of Timers: 5
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: AT91SAM-ICE, AT91-ISP
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• Controller Family/series: AT91
• No. Of I/o's: 160
• Ram Memory Size: 64KB
• Cpu Speed: 400MHz
• No. Of Timers: 2
• Rohs Compliant: Yes
• For Use With: AT91SAM9G45-EKES - KIT EVAL FOR AT91SAM9G45
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

43.7.3.7
43.7.3.8
43.7.3.9
43.7.3.10
1061
31
31
31
31
31
31
AT91SAM9G45
Byte0[7:0]
Endianness
To Transmit a Word Stored in Big Endian Format on AC-link
To Transmit A Halfword Stored in Big Indian Format on AC-link
To Transmit a10-bit Sample Stored in Big Endian Format on AC-link
–
–
–
–
–
The application can disable event interrupts by writing in AC97 Controller Interrupt Disable Reg-
ister (AC97C_IDR). The AC97 Controller Interrupt Mask Register (AC97C_IMR) shows which
event can trigger an interrupt and which one cannot.
Endianness can be managed automatically for each channel, except for the Codec channel, by
writing to Channel Endianness Mode (CEM) in AC97C_CxMR. This enables transferring data on
AC-link in Big Endian format without any additional operation.
Word to be written in AC97 Controller Channel x Transmit Holding Register (AC97C_CxTHR)
(as it is stored in memory or microprocessor register).
Word stored in Channel x Transmit Holding Register (AC97C_CxTHR) (data to transmit)
Data transmitted on appropriate slot: data[19:0] = {Byte2[3:0], Byte1[7:0], Byte0[7:0]}.
Halfw ord to be written in AC97 Controlle r Channel x Transmit Holding Register
(AC97C_CxTHR).
Halfword stored in AC97 Controller Channel x Transmit Holding Register (AC97C_CxTHR) (data
to transmit).
Data emitted on related slot: data[19:0] = {0x0, Byte1[7:0], Byte0[7:0]}.
Halfw ord to be written in AC97 Controlle r Channel x Transmit Holding Register
(AC97C_CxTHR).
Halfword stored in AC97 Controller Channel x Transmit Holding Register (AC97C_CxTHR) (data
to transmit).
Data emitted on related slot: data[19:0] = {0x000, Byte1[1:0], Byte0[7:0]}.
24
24
24
24
24
24
23
23
23
23
23
23
–
Byte1[7:0]
20
–
–
–
–
19
Byte2[3:0]
16
16
16
16
16
16
15
15
15
15
15
15
–
Byte1[7:0]
Byte1[7:0]
Byte2[7:0]
Byte0[7:0]
Byte0[7:0]
10
Byte1
9
[1:0]
8
8
8
8
8
8
7
7
7
7
7
7
{0x00, Byte1[1:0]}
Byte0[7:0]
Byte0[7:0]
Byte3[7:0]
Byte1[7:0]
Byte0[7:0]
6438F–ATARM–21-Jun-10
.
0
0
0
0
0
0