AT91SAM9G45-CU Atmel, AT91SAM9G45-CU Datasheet - Page 946
AT91SAM9G45-CU
Manufacturer Part Number
AT91SAM9G45-CU
Description
MCU ARM9 324-TFBGA
Manufacturer
Atmel
Series
AT91SAMr
Datasheets
1.AT91SAM9G45-EKES.pdf
(56 pages)
2.AT91SAM9G45-EKES.pdf
(1218 pages)
3.AT91SAM9G45-CU.pdf
(10 pages)
Specifications of AT91SAM9G45-CU
Core Processor
ARM9
Core Size
16/32-Bit
Speed
400MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, MMC, SPI, SSC, UART/USART, USB
Peripherals
AC'97, DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
160
Program Memory Size
64KB (64K x 8)
Program Memory Type
ROM
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
0.9 V ~ 1.1 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
324-TFBGA
Processor Series
AT91SAMx
Core
ARM926EJ-S
Data Bus Width
32 bit
Data Ram Size
64 KB
Interface Type
I2C, SPI, UART
Maximum Clock Frequency
800 MHz
Number Of Programmable I/os
160
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
JTRACE-ARM-2M, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
AT91SAM-ICE, AT91-ISP
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Controller Family/series
AT91
No. Of I/o's
160
Ram Memory Size
64KB
Cpu Speed
400MHz
No. Of Timers
2
Rohs Compliant
Yes
For Use With
AT91SAM9G45-EKES - KIT EVAL FOR AT91SAM9G45
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT91SAM9G45-CU
Manufacturer:
ATMEL
Quantity:
1 000
Company:
Part Number:
AT91SAM9G45-CU
Manufacturer:
Atmel
Quantity:
31
Part Number:
AT91SAM9G45-CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
- Current page: 946 of 1218
- Download datasheet (19Mb)
40.9
40.10 Operating Modes
40.10.1
6438F–ATARM–21-Jun-10
Conversion Triggers
ADC Mode
Conversions of the active analog channels are started with a software or a hardware trigger.
The software trigger is provided by writing the
1.
The hardware trigger can be selected by the filed TRGMOD in the TSADCC Trigger Register
(TSADCC_TRGR) between:
Enabling hardware triggers does not disable the software trigger functionality. Thus, if a hard-
ware trigger is selected, the start of a conversion can still be initiated by the software trigger.
The Touch Screen ADC Controller features several operating modes, each defining a conver-
sion sequence:
The Operating Mode of the TSADCC is programmed in the field TSAMOD in the
Mode
The conversion sequences for each Operating Mode are described in the following paragraphs.
The conversion sequencer, combined with the Sleep Modes, allows automatic processing with
minimum processor intervention and optimized power consumption. In any case, the sequence
starts with a trigger event.
Note:
In the ADC Mode, the active channels are defined by the
which is defined by writing the
able
the
possible.
At each trigger, the following sequence is performed:
• an edge, either rising or falling or any, detected on the external trigger pin TSADTRG
• the Pen Detect, depending on how the PENDET bit is set in the
• a continuous trigger, meaning the TSADCC restarts the next sequence as soon as it finishes
• a periodic trigger, which is defined by programming the field TRGPER in the
• The ADC Mode: at each trigger, all the enabled channels are converted
• The Touch Screen Mode: at each trigger, the touch screen inputs are converted with the
• The Interleaved Mode: at each trigger, the 8 conversions for the touch screen and the analog
3. If SLEEP is set, wake up the ADC cell and wait for the Startup Time.
4. If Channel 0 is enabled, convert Channel 0 and store result in both TSADCC_CDR0
the current one, in this case, only one software trigger is required at the beginning
Trigger Register”
switches accordingly set and the results are processed and stored in the corresponding data
registers
inputs conversions are performed. Only the analog inputs results are managed by the PDC
and the touch screen conversions can be performed less often than the analog inputs.
“TSADCC Last Converted Data
Register”. The results are stored in the
and TSADCC_LCDR.
Register”.
The reference voltage pins always remain connected in normal mode as in sleep mode.
“TSADCC Channel Enable Register”
Register”, so that data transfers by using the PDC are
“TSADCC Channel Data Register x (x = 0..7)”
“TSADCC Control Register”
“TSADCC Channel Status
AT91SAM9G45
“TSADCC Mode Register”
and
“TSADCC Channel Dis-
with the bit START at
“TSADCC
“TSADCC
Register”,
and in
946
Related parts for AT91SAM9G45-CU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MCU, MPU & DSP Development Tools KICKSTART KIT FOR AT91SAM9 PLUS
Manufacturer:
IAR Systems
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: