LPC1767FBD100,551 NXP Semiconductors, LPC1767FBD100,551 Datasheet - Page 125

• Manufacturer Part Number: LPC1767FBD100,551
• Description: IC ARM CORTEX MCU 512K 100-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC17xxr

Specifications of LPC1767FBD100,551

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 3.6 V
• Data Converters: A/D 8x12b, D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: LPC17
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB1760, MCB1760U, MCB1760UME
• For Use With: 622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-4967; 935289808551

NXP Semiconductors
UM10360
User manual
Access to a port pin via the FIOxSET register is conditioned by the corresponding bit of
the FIOxMASK register (see
Table 105. Fast GPIO port output Set register (FIO0SET to FIO4SET - addresses 0x2009 C018
Aside from the 32-bit long and word only accessible FIOxSET register, every fast GPIO
port can also be controlled via several byte and half-word accessible registers listed in
Table
additional registers allow easier and faster access to the physical port pins.
Table 106. Fast GPIO port output Set byte and half-word accessible register description
Bit
31:0
Generic
Register
name
FIOxSET0
FIOxSET1
FIOxSET2
FIOxSET3
FIOxSETL
FIOxSETU
106, too. Next to providing the same functions as the FIOxSET register, these
Symbol
FIO0SET
FIO1SET
FIO2SET
FIO3SET
FIO4SET
to 0x2009 C098) bit description
Description
Fast GPIO Port x output Set
register 0. Bit 0 in FIOxSET0
register corresponds to pin
Px.0 … bit 7 to pin Px.7.
Fast GPIO Port x output Set
register 1. Bit 0 in FIOxSET1
register corresponds to pin
Px.8 … bit 7 to pin Px.15.
Fast GPIO Port x output Set
register 2. Bit 0 in FIOxSET2
register corresponds to pin
Px.16 … bit 7 to pin Px.23.
Fast GPIO Port x output Set
register 3. Bit 0 in FIOxSET3
register corresponds to pin
Px.24 … bit 7 to pin Px.31.
Fast GPIO Port x output Set
Lower half-word register. Bit 0
in FIOxSETL register
corresponds to pin Px.0 … bit
15 to pin Px.15.
Fast GPIO Port x output Set
Upper half-word register. Bit 0
in FIOxSETU register
corresponds to Px.16 … bit
15 to Px.31.
All information provided in this document is subject to legal disclaimers.
Value Description
0
1
Rev. 2 — 19 August 2010
Fast GPIO output value Set bits. Bit 0 in FIOxSET controls pin
Px.0, bit 31 in FIOxSET controls pin Px.31.
Controlled pin output is unchanged.
Controlled pin output is set to HIGH.
Chapter 9: LPC17xx General Purpose Input/Output (GPIO)
Section
9.5.5).
Register
length (bits)
& access
8 (byte)
R/W
8 (byte)
R/W
8 (byte)
R/W
8 (byte)
R/W
16 (half-word)
R/W
16 (half-word)
R/W
Reset
value
0x00
0x00
0x00
0x00
0x0000 FIO0SETL - 0x2009 C018
0x0000 FIO0SETU - 0x2009 C01A
PORTn Register
Address & Name
FIO0SET0 - 0x2009 C018
FIO1SET0 - 0x2009 C038
FIO2SET0 - 0x2009 C058
FIO3SET0 - 0x2009 C078
FIO4SET0 - 0x2009 C098
FIO0SET1 - 0x2009 C019
FIO1SET1 - 0x2009 C039
FIO2SET1 - 0x2009 C059
FIO3SET1 - 0x2009 C079
FIO4SET1 - 0x2009 C099
FIO0SET2 - 0x2009 C01A
FIO1SET2 - 0x2009 C03A
FIO2SET2 - 0x2009 C05A
FIO3SET2 - 0x2009 C07A
FIO4SET2 - 0x2009 C09A
FIO0SET3 - 0x2009 C01B
FIO1SET3 - 0x2009 C03B
FIO2SET3 - 0x2009 C05B
FIO3SET3 - 0x2009 C07B
FIO4SET3 - 0x2009 C09B
FIO1SETL - 0x2009 C038
FIO2SETL - 0x2009 C058
FIO3SETL - 0x2009 C078
FIO4SETL - 0x2009 C098
FIO1SETU - 0x2009 C03A
FIO2SETU - 0x2009 C05A
FIO3SETU - 0x2009 C07A
FIO4SETU - 0x2009 C09A
UM10360
© NXP B.V. 2010. All rights reserved.
125 of 840
Reset
value
0x0