LPC1767FBD100,551 NXP Semiconductors, LPC1767FBD100,551 Datasheet - Page 129

• Manufacturer Part Number: LPC1767FBD100,551
• Description: IC ARM CORTEX MCU 512K 100-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC17xxr

Specifications of LPC1767FBD100,551

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 3.6 V
• Data Converters: A/D 8x12b, D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: LPC17
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB1760, MCB1760U, MCB1760UME
• For Use With: 622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-4967; 935289808551

NXP Semiconductors
UM10360
User manual
9.5.5 Fast GPIO port Mask register FIOxMASK (FIO0MASK to FIO4MASK -
Table 110. Fast GPIO port Pin value byte and half-word accessible register description
0x2009 C010 to 0x2009 C090)
This register is used to select port pins that will and will not be affected by write accesses
to the FIOxPIN, FIOxSET or FIOxCLR register. Mask register also filters out port’s content
when the FIOxPIN register is read.
A zero in this register’s bit enables an access to the corresponding physical pin via a read
or write access. If a bit in this register is one, corresponding pin will not be changed with
write access and if read, will not be reflected in the updated FIOxPIN register. For
software examples, see
Table 111. Fast GPIO port Mask register (FIO0MASK to FIO4MASK - addresses 0x2009 C010
Generic
Register
name
FIOxPIN3
FIOxPINL
FIOxPINU
Bit
31:0 FIO0MASK
Symbol
FIO1MASK
FIO2MASK
FIO3MASK
FIO4MASK
to 0x2009 C090) bit description
Description
Fast GPIO Port x Pin value
register 3. Bit 0 in FIOxPIN3
register corresponds to pin
Px.24 … bit 7 to pin Px.31.
Fast GPIO Port x Pin value
Lower half-word register. Bit 0
in FIOxPINL register
corresponds to pin Px.0 … bit
15 to pin Px.15.
Fast GPIO Port x Pin value
Upper half-word register. Bit 0
in FIOxPINU register
corresponds to pin Px.16 … bit
15 to Px.31.
All information provided in this document is subject to legal disclaimers.
Value Description
0
1
Rev. 2 — 19 August 2010
Section
Fast GPIO physical pin access control.
Controlled pin is affected by writes to the port’s FIOxSET,
FIOxCLR, and FIOxPIN register(s). Current state of the pin
can be read from the FIOxPIN register.
Controlled pin is not affected by writes into the port’s
FIOxSET, FIOxCLR and FIOxPIN register(s). When the
FIOxPIN register is read, this bit will not be updated with the
state of the physical pin.
Chapter 9: LPC17xx General Purpose Input/Output (GPIO)
9.6.
Register
length (bits)
& access
8 (byte)
R/W
16 (half-word)
R/W
16 (half-word)
R/W
Reset
value
0x00
0x0000 FIO0PINL - 0x2009 C014
0x0000 FIO0PINU - 0x2009 C016
PORTn Register
Address & Name
FIO0PIN3 - 0x2009 C017
FIO1PIN3 - 0x2009 C037
FIO2PIN3 - 0x2009 C057
FIO3PIN3 - 0x2009 C077
FIO4PIN3 - 0x2009 C097
FIO1PINL - 0x2009 C034
FIO2PINL - 0x2009 C054
FIO3PINL - 0x2009 C074
FIO4PINL - 0x2009 C094
FIO1PINU - 0x2009 C036
FIO2PINU - 0x2009 C056
FIO3PINU - 0x2009 C076
FIO4PINU - 0x2009 C096
UM10360
© NXP B.V. 2010. All rights reserved.
129 of 840
Reset
value
0x0