LPC1767FBD100,551 NXP Semiconductors, LPC1767FBD100,551 Datasheet - Page 587

• Manufacturer Part Number: LPC1767FBD100,551
• Description: IC ARM CORTEX MCU 512K 100-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC17xxr

Specifications of LPC1767FBD100,551

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: Ethernet, I²C, IrDA, Microwire, SPI, SSI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 3.6 V
• Data Converters: A/D 8x12b, D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: LPC17
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, MCB1760, MCB1760U, MCB1760UME
• For Use With: 622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-4967; 935289808551

NXP Semiconductors
31.4 Functional description
UM10360
User manual
Fig 134. DMA controller block diagram
31.4.1.1 AHB slave interface
31.4.1 DMA controller functional description
responses
Interrupts
requests
AHB BUS
DMA
DMA
DMA
This section describes the major functional blocks of the DMA Controller.
The DMA Controller enables peripheral-to-memory, memory-to-peripheral,
peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream
provides unidirectional serial DMA transfers for a single source and destination. For
example, a bidirectional port requires one stream for transmit and one for receive. The
source and destination areas can each be either a memory region or a peripheral, and
can be accessed through the AHB master.
Controller.
The functions of the DMA Controller are described in the following sections.
All transactions to DMA Controller registers on the AHB slave interface are 32 bits wide.
8-bit and 16-bit accesses are not supported and will result in an exception.
•
•
•
•
Big-endian and little-endian support. The DMA Controller defaults to little-endian
mode on reset.
An interrupt to the processor can be generated on a DMA completion or when a DMA
error has occurred.
Raw interrupt status. The DMA error and DMA count raw interrupt status can be read
prior to masking.
DMA can operate in Sleep mode. (Note that in Sleep mode the GPDMA cannot
access the flash memory).
AHB SLAVE
INTERFACE
RESPONSE
INTERFACE
INTERRUPT
REQUEST
REQUEST
DMA
AND
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 19 August 2010
REGISTERS
REGISTERS
LOGIC AND
LOGIC AND
CONTROL
CHANNEL
GPDMA
Chapter 31: LPC17xx General Purpose DMA (GPDMA)
Figure 134
INTERFACE
MASTER
AHB
shows a block diagram of the DMA
AHB BUS
UM10360
© NXP B.V. 2010. All rights reserved.
587 of 840