DF2437FV Renesas Electronics America, DF2437FV Datasheet - Page 479

• Manufacturer Part Number: DF2437FV
• Description: IC H8S/2437 MCU FLASH 128QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of DF2437FV

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, SCI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 85
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

15.3
15.3.1
To use the WDT as a watchdog timer, set the WT/IT bit and the TME bit in TCSR to 1. While the
WDT is used as a watchdog timer, if TCNT overflows without being rewritten because of a
system malfunction or another error, an internal reset or NMI interrupt request is generated. TCNT
does not overflow while the system is operating normally. Software must prevent TCNT
overflows by rewriting the TCNT value (normally writing H'00) before overflows occurs.
If the RST/NMI bit in TCSR is set to 1, when the TCNT overflows, an internal reset signal for this
LSI is issued for 518 system clocks as shown in figure 15.2. If the RST/NMI bit is cleared to 0,
when the TCNT overflows, an NMI interrupt request is generated.
An internal reset request from the watchdog timer and a reset input from the RES pin are
processed in the same vector. A reset source can be identified by the state of the XRST bit in
SYSCR. If a reset caused by a signal input to the RES pin occurs at the same time as a reset
caused by a WDT overflow, the RES pin reset has priority and the XRST bit in SYSCR is set to 1.
An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are
processed in the same vector. Do not handle an NMI interrupt request from the watchdog timer
and an interrupt request from the NMI pin at the same time.
Operation
Watchdog Timer Mode
Internal reset signal
Note: * After the OVF bit becomes 1, it is cleared to 0 by an internal reset.
[Legend]
WT/ :
TME:
OVF:
Figure 15.2 Watchdog Timer Mode (RST/NMI = 1) Operation
H'FF
H'00
The XRST bit is also cleared to 0.
Timer mode select bit
Timer enable bit
Overflow flag
TCNT value
WT/
TME = 1
= 1
Write H'00 to
TCNT
518 system clocks
Overflow
OVF = 1*
Rev.2.00 May. 28, 2009 Page 439 of 732
WT/
TME = 1
= 1
Write H'00 to
TCNT
REJ09B0059-0200
Time