HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 230

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Rev. 4.00, 03/04, page 184 of 660
Bit
2
1
0
Bit Name
RFSH
RMODE
Initial Value
0
0
0
R/W
R/W
R/W
R/W
Description
Refresh Control
The RFSH bit determines whether or not the
refresh operation of the DRAM and synchronous
DRAM is performed. The timer for generation of
the refresh request frequency can also be used as
an interval timer.
0: No refresh
1: Refresh
Refresh Mode
The RMODE bit selects whether to perform an
ordinary refresh or a self-refresh when the RFSH
bit is 1. When the RFSH bit is 1 and this bit is 0, a
CAS-before-RAS refresh or an auto-refresh is
performed on synchronous DRAM at the period
set by the refresh-related registers RTCNT,
RTCOR and RTCSR. When a refresh request
occurs during an external bus cycle, the bus cycle
will be ended and the refresh cycle performed.
When the RFSH bit is 1 and this bit is also 1, the
synchronous DRAM will wait for the end of any
executing external bus cycle before going into a
self-refresh. All refresh requests to memory that is
in the self-refresh state are ignored.
0: CAS-before-RAS refresh (RFSH must be 1)
1: Self-refresh (RFSH must be 1)
Reserved
This bit is always read as 0. The write value
should always be 0.

Related parts for HD6417706