HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 492

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
16.4
For serial communication, the SCIF has an asynchronous mode in which characters are
synchronized individually. Refer to section 14.4.1, Operation in Asynchronous Mode (SCI). The
SCIF has the 16-byte FIFO buffer for both transmit and receive, reduces an overhead of the CPU,
and enables continuous high-speed communication. Moreover, it has the RTS2 and CTS2 signals
as the modem control signals. The transmission format is selected in the SCSMR2, as listed in
table 16.6. The SCI clock source is selected by the combination of the CKE1 and CKE0 bits in
SCSCR2, as listed in table 16.6.
Table 16.6 SCSMR2 Settings and SCIF Communication Formats
Rev. 4.00, 03/04, page 446 of 660
Mode
Asynchronous
Data length is selectable: seven or eight bits.
Parity and multiprocessor bits are selectable. So is the stop bit length (one or two bits). The
combination of the preceding selections constitutes the communication format and character
length.
In receiving, it is possible to detect framing errors (FER), parity errors (PER), receive FIFO
data full, receive data ready, and breaks.
In transmitting, it is possible to detect transmit FIFO data empty.
The number of stored data for both the transmit and receive FIFO registers is displayed.
An internal or external clock can be selected as the SCIF clock source.
When an internal clock is selected, the SCIF operates using the on-chip baud rate
generator, and can output a serial clock signal with a frequency 16 times the bit rate.
When an external clock is selected, the external clock input must have a frequency 16 times
the bit rate. (The on-chip baud rate generator is not used.)
Operation
Bit 6
CHR
0
1
Bit 5
PE
0
1
0
1
SCSMR2 Settings
Bit 3
STOP
0
1
0
1
0
1
0
1
Data
Length
8-bit
7-bit
Parity
Bit
Not set
Set
Not set
Set
1 bit
2 bits
1 bit
2 bits
1 bit
2 bits
1 bit
2 bits
Stop Bit Length
SCIF Communication Format

Related parts for HD6417706