HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 300

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Note: * Only 0 can be written to the AE and NMIF bits after 1 is read.
Rev. 4.00, 03/04, page 254 of 660
Bit
1
0
Bit Name
NMIF
DME
Initial Value
0
0
R/W
R/(W)* NMI Flag
R/W
Description
NMIF indicates that an NMI interrupt occurred.
This bit is set regardless of whether DMAC is in
operating or halt state. If this bit is set during data
transfer, the transfer on all channels are
suspended. The CPU cannot write 1 to this bit.
Only 0 can be written to clear this bit after 1 is
read.
0: No NMI input. DMA transfer is enabled. (Initial
1: NMI input. DMA transfer is disabled.
DMA Master Enable
DME enables or disables DMA transfers on all
channels. If the DME bit and the DE bit
corresponding to each channel in CHCR are set to
1s, transfer is enabled in the corresponding
channel. If this bit is cleared during transfer,
transfers on all the channels can be suspended.
Even if the DME bit is set, transfer is not enabled
if the TE bit is 1 or the DE bit is 0 in CHCR, or the
AE bit is 1 or the NMIF bit is 1 in DMAOR.
0: Disable DMA transfers on all channels
1: Enable DMA transfers on all channels
value)
Clearing condition: Writing NMIF = 0 after NMIF
= 1 read, power-on reset, manual reset
Setting condition: This bit is set by occurrence
of an NMI interrupt.

Related parts for HD6417706