HD6417706 RENESAS [Renesas Technology Corp], HD6417706 Datasheet - Page 292

no-image

HD6417706

Manufacturer Part Number
HD6417706
Description
Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706
Manufacturer:
TDK
Quantity:
500
Part Number:
HD6417706
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
HD6417706-SH3-133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706BP133V
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6417706F120DV
Manufacturer:
HITACHI
Quantity:
96
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/PBF
Quantity:
375
Part Number:
HD6417706F120DV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
Channel 2
Channel 3
Any Channel
9.3.1
DMA source address registers 0 to 3 (SAR_0 to SAR_3) are 32-bit read/write registers that specify
the source address of a DMA transfer. These registers include count functions, and during a DMA
transfer, these registers indicate the next source address.
To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit address boundary.
When transferring data in 16-byte units, a 16-byte boundary (address 16n) must be set for the
source address value. Specifying other addresses does not guarantee operation.
The initial value is undefined by resets. The previous value is held in standby mode.
When accessed in 16 bits, the other 16-bit data which has not been accessed is held.
9.3.2
DMA destination address registers 0 to 3 (DAR_0 to DAR_3) are 32-bit read/write registers that
specify the destination address of a DMA transfer. These registers include count functions, and
during a DMA transfer, these registers indicate the next destination address.
To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit address boundary.
Specifying other addresses does not guarantee operation.
The initial value is undefined by resets. The previous value is held in standby mode.
When accessed in 16 bits, the other 16-bit data which has not been accessed is held.
Rev. 4.00, 03/04, page 246 of 660
DMA source address register 2 (SAR2)
DMA destination address register 2 (DAR2)
DMA transfer count register 2 (DMATCR2)
DMA channel control register 2 (CHCR2)
DMA source address register 3 (SAR3)
DMA destination address register 3 (DAR3)
DMA transfer count register 3 (DMATCR3)
DMA channel control register 3 (CHCR3)
DMA operation register (DMAOR)
DMA Source Address Registers 0 to 3 (SAR_0 to SAR_3)
DMA Destination Address Registers 0 to 3 (DAR_0 to DAR_3)

Related parts for HD6417706