tmp19a44fda TOSHIBA Semiconductor CORPORATION, tmp19a44fda Datasheet - Page 511

no-image

tmp19a44fda

Manufacturer Part Number
tmp19a44fda
Description
32bit Tx System Risc
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp19a44fdaXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG 040A
Manufacturer:
TOSHIBA
Quantity:
12 087
Part Number:
tmp19a44fdaXBG 041A
Manufacturer:
TOSHIBA
Quantity:
16 800
Part Number:
tmp19a44fdaXBG 7GR3
Manufacturer:
TOSHIBA
Quantity:
25 031
Part Number:
tmp19a44fdaXBG 7H36
Manufacturer:
SMD
Quantity:
3 200
Part Number:
tmp19a44fdaXBG7NG8
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG7PA2
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
21. ROM Correction Function
ROM Correction Function
21.1 Features
21.2 Description of Operations
This chapter describes the ROM correction function built into the TMP19A44.
By setting in the address register ADDREGn a physical address (including a projection area) of the ROM area to
be corrected, ROM data can be replaced by data generated by a data register in a RAM area assigned to
ADDREGn. The ROM correction function is automatically enabled when an address is set in ADDREGn, and it
cannot be disabled. After a reset, the ROM correction function is disabled. Therefore, to execute ROM
correction with the initialization after a reset is cleared, it is necessary to set an address in ADDREG. As an
address is set in ADDREG, the ROM correction function is enabled for this register. If the CPU has the bus
authority, ROM data is replaced when the value generated by the PC matches that of the address register. If the
DMAC has the bus authority, ROM data is replaced when a source or destination address generated by the
DMAC matches the value of the address register. For example, if an address is set in ADDREG0 and
ADDREG3, the ROM correction function is enabled for this area; match detection is performed on these
registers, and data replacement is executed if there is a match. Data replacement is not executed for ADDREG1,
ADDREG2, and ADDREG4 through ADDREG7. Although the bit <31:5> exists in address registers, match
detection is performed on A<19:5> for reasons of circuitry simplification. Internal processing is that data
replacement is executed when the calculation of a logical product is completed by multiplying the ROMCS
signal showing a ROM area by the result of a match detection operation performed by ROM correction circuitry.
If eight-word data is replaced, an address for ROM correction can be established only on an eight-word
boundary, and data is replaced in units of 32 bytes. If only part of 32-byte data must be replaced with different
data, the addresses that do not need to be replaced must be overwritten with the same data as the one existing
prior to data replacement.
Using this function, twelve pieces of eight-word data can be replaced.
If an address (lower 5 bits are "don’t care" bits) written to the address register matches an address
generated by the PC or DMAC, ROM data is replaced by data generated by the ROM correction data
register which is established in a RAM area assigned to the above address register.
ROM correction is automatically authorized by writing an address to each address register.
If ROM correction cannot be executed using eight-word data due to a program modification or for other
reasons, it is possible to place a "jump-to-RAM" instruction in a data register in a RAM area and to
correct ROM data in that RAM area.
TMP19A44(rev1.3)21-1
TMP19A44
2010-04-01

Related parts for tmp19a44fda