HD6417320 RENESAS [Renesas Technology Corp], HD6417320 Datasheet - Page 1197

• Manufacturer Part Number: HD6417320
• Description: Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
• Manufacturer: RENESAS [Renesas Technology Corp]

(Example 1-5)
• Register specifications
(Example 1-6)
• Register specifications
<Channel B>
Address:
Data:
Bus cycle: L bus/instruction fetch (before instruction execution)/read/word
Since instruction fetch is not a write cycle on channel A, a sequential condition does not
match. Therefore, no user break occurs.
BARA = H'00000500, BAMRA = H'00000000, BBRA = H'0057, BARB = H'00001000,
BAMRB = H'00000000, BBRB = H'0057, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00300001, BETR = H'0005
Specified conditions: Channel A/channel B independent mode
<Channel A>
Address:
Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword
The ASID check is not included.
<Channel B>
Address:
Data:
Bus cycle: L bus/instruction fetch (before instruction execution)/read/longword
The number of execution-times break enable (5 times)
The ASID check is not included.
On channel A, a user break occurs before an instruction of address H'00000500 is executed.
On channel B, a user break occurs after the instruction of address H'00001000 are executed
four times and before the fifth time.
BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BARB = H'00008010,
BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'00000000,
BRCR = H'00000400, BASRA = H'80, BASRB = H'70
Specified conditions: Channel A/channel B independent mode
<Channel A>
Address:
H'0003722E, Address mask: H'00000000, ASID = H'70
H'00000000, Data mask: H'00000000
H'00000500, Address mask: H'00000000
H'00001000, Address mask: H'00000000
H'00000000, Data mask: H'00000000
H'00008404, Address mask: H'00000FFF, ASID = H'80
Rev. 3.00 Jan. 18, 2008 Page 1135 of 1458
Section 33 User Break Controller (UBC)
REJ09B0033-0300