HD6417320 RENESAS [Renesas Technology Corp], HD6417320 Datasheet - Page 489

no-image

HD6417320

Manufacturer Part Number
HD6417320
Description
Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Choose to detect DREQ by either the edge or level of the signal input with the DL bit and DS bit
in CHCR_0 and CHCR_1 as shown in table 10.4. The source of the transfer request does not have
to be the data transfer source or destination.
Table 10.4 Selecting External Request Detection with DL, DS Bits
When DREQ is accepted, the DREQ pin becomes request accept disabled state. After issuing
acknowledge signal DACK for the accepted DREQ, the DREQ pin again becomes request accept
enabled state.
When DREQ is used by level detection, there are following two cases by the timing to detect the
next DREQ after outputting DACK.
• Overrun 0: Transfer is aborted after the same number of transfer has been performed as
• Overrun 1: Transfer is aborted after transfers have been performed for (the number of requests
The DO bit in CHCR selects this overrun 0 or overrun 1.
Table 10.5 Selecting External Request Detection with DO Bit
DL
0
1
CHCR_0 or CHCR_1
DO
0
1
requests.
plus 1) times.
CHCR_0 or CHCR_1
DS
0
1
0
1
External Request
Overrun 0
Overrun 1
Detection of External Request
Low level detection
Falling edge detection
High level detection
Rising edge detection
Section 10
Rev. 3.00 Jan. 18, 2008 Page 427 of 1458
Direct Memory Access Controller (DMAC)
REJ09B0033-0300

Related parts for HD6417320