D12321VF25V Renesas Electronics America, D12321VF25V Datasheet - Page 956

• Manufacturer Part Number: D12321VF25V
• Description: IC H8S/2300 MCU ROMLESS 128QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of D12321VF25V

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 86
• Program Memory Type: ROMless
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 128-QFP
• For Use With: EDK2329 - DEV EVALUATION KIT H8S/2329
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

Section 21 Power-Down Modes
• The division ratio can be changed while the chip is operating. The clock output from the φ pin
• Do not set the DIV bit and bits SCK2 to SCK0 simultaneously. First set the DIV bit, then bits
Bit 5
DIV
0
1
Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 0.
Bits 2 to 0—System Clock Select 2 to 0 (SCK2 to SCK0): When the DIV bit is cleared to 0,
these bits select the bus master clock; when the DIV bit is set to 1, they select the division ratio of
the clock supplied to the entire chip.
Bit 2
SCK2
0
1
Rev.6.00 Sep. 27, 2007 Page 924 of 1268
REJ09B0220-0600
will also change when the division ratio is changed. The frequency of the clock output from
the φ pin in this case will be as follows:
Where: EXTAL: Crystal resonator or external clock frequency
SCK2 to SCK0.
Bit 1
SCK1
0
1
0
1
Description
When bits SCK2 to SCK0 are set to other than high-speed mode, medium-speed
mode is set
When bits SCK2 to SCK0 are set to other than high-speed mode, a divided clock is
supplied to the entire chip
φ = EXTAL × n
n:
Bit 0
SCK0
0
1
0
1
0
1
—
Division ratio (n = φ/2, φ/4, or φ/8)
DIV = 0
Bus master is in high-speed
mode
Medium-speed clock is φ/2
Medium-speed clock is φ/4
Medium-speed clock is φ/8
Medium-speed clock is φ/16
Medium-speed clock is φ/32
—
(Initial value)
Description
DIV = 1
Bus master is in high-speed
mode
Clock supplied to entire chip is φ/2
Clock supplied to entire chip is φ/4
Clock supplied to entire chip is φ/8
—
—
—
(Initial value)
(Initial value)