EFM32G200F16 Energy Micro, EFM32G200F16 Datasheet - Page 148

• Manufacturer Part Number: EFM32G200F16
• Description: MCU 32BIT 16KB FLASH 32-QFN
• Manufacturer: Energy Micro
• Series: Geckor

Specifications of EFM32G200F16

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.8 V
• Data Converters: A/D 4x12b, D/A 1x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad
• Processor Series: EFM32G200
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, UART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 2
• Operating Supply Voltage: 1.8 V to 3.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

15.3.6 Buffers
15.3.6.1 Transmit Buffer and Shift Register
15.3.6.2 Receive Buffer and Shift Register
15.3.7 Master Operation
2010-09-06 - d0001_Rev1.00
The I
in Figure 15.1 (p. 143) . A byte is loaded into the transmit buffer by writing to I2Cn_TXDATA. When
the transmit shift register is empty and ready for new data, a byte from the transmit buffer is loaded into
the shift register if available. The byte is then kept in the shift register until it is transmitted. When a byte
has been transmitted, a new byte is loaded into the shift register if available. If the transmit buffer is
empty, the shift register remains empty, and the TXC flag in I2Cn_STATUS and the TXC interrupt flags
in I2Cn_IF are set, signaling that the shift register transmitter is out of data. TXC is cleared when new
data becomes available, but the TXC interrupt flag must be cleared by software.
Whenever a byte is loaded from the transmit buffer to the transmit shift register, the TXBL flag in
I2Cn_STATUS and the TXBL interrupt flag in I2Cn_IF are set, indicating that there is room in the buffer
for more data. TXBL is cleared automatically when data is written to the buffer.
If a write is attempted to the transmit buffer while it is not empty, the TXOF interrupt flag in I2Cn_IF is set,
indicating the overflow. The data already in the buffer is in that case preserved, and no data is written.
The transmit buffer, including the transmit shift register can be cleared by setting command bit CLEARTX
in I2Cn_CMD. This will prevent the I
and will make them available for new data. Any byte currently being transmitted will not be aborted.
Transmission of this byte will be completed.
Like the transmitter, the I
shift register as shown in Figure 15.1 (p. 143) . When a byte has been fully received by the receive
shift register, it is loaded into the receive buffer if there is room for it. Else, the byte waits in the shift
register until space is available in the buffer.
When a byte becomes available in the receive buffer, the RXDATAV in I2Cn_STATUS and RXDATA
interrupt flags in I2Cn_IF are set, and the data can be fetched from the buffer using I2Cn_RXDATA.
Reading from this register will pull a byte out of the buffer, making room for a new byte and clearing
RXDATAV in the process. The RXDATA interrupt flag must be cleared by software.
If a read from the receive buffer is attempted through I2Cn_RXDATA while the buffer is empty, the RXUF
interrupt flag in I2Cn_IF is set, and the data read from the buffer is undefined.
I2Cn_RXDATAP can be used to read data from the receive buffer without removing it from the buffer.
The RXUF interrupt flag in I2Cn_IF will never be set as a result of reading from I2Cn_RXDATAP, but
the data read through I2Cn_RXDATAP when the receive buffer is empty is still undefined.
A bus transaction is initiated by transmitting a START condition (S) on the bus. This is done by setting
the START bit in I2Cn_CMD. The command schedules a START condition, and makes the I
generate a start condition whenever the bus becomes free.
The I
a STOP condition is detected, the bus is owned by the master issuing the START condition. The bus is
considered free when a STOP condition is transmitted on the bus. After a STOP is detected, all masters
that have data to transmit send a START condition and begin transmitting data. Arbitration ensures
collisions are avoided.
When the START condition has been transmitted, the master must transmit a slave address (ADDR)
with an R/W bit on the bus. If this address is available in the transmit buffer, the master transmits it
immediately, but if the buffer is empty, the master holds the I
the address to the transmit buffer.
2
2
C-bus is considered busy whenever another device on the bus transmits a START condition. Until
C transmitter is double buffered through the transmit buffer and transmit shift register as shown
2
C receiver is double buffered. The receiver uses the receive buffer and receive
2
C module from transmitting the data in the buffer and shift register,
...the world's most energy friendly microcontrollers
148
2
C-bus while waiting for software to write
www.energymicro.com
2
C module