UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 183

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
Capture
Operation
Capture operation of
CR00n
Capture operation of
CR01n
Note The capture operation of CR01n is not affected by the setting of the CRC0n1 bit.
Caution To capture the count value of the TM0n register to the CR00n register by using the phase
Remarks 1. CRC0n1: See 7.3 (2) Capture/compare control register 0n (CRC0n).
External Input
Signal
2. n = 0:
reverse to that input to the TI00n pin, the interrupt request signal (INTTM00n) is not generated
after the value has been captured. If the valid edge is detected on the TI01n pin during this
operation, the capture operation is not performed but the INTTM00n signal is generated as an
external interrupt signal. To not use the external interrupt, mask the INTTM00n signal.
ES1n1, ES1n0, ES0n1, ES0n0: See 7.3 (4) Prescaler mode register 0n (PRM0n).
n = 0, 1:
CRC0n1 = 1
TI00n pin input
(reverse phase)
Interrupt signal
TI00n pin input
Interrupt signal
µ
µ
PD78F0531, 78F0532, 78F0533
PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
TI00n Pin Input
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
Table 7-2. Capture Operation of CR00n and CR01n
Note
User’s Manual U17260EJ6V0UD
Set values of ES0n1 and
ES0n0
Position of edge to be
captured
01: Rising
00: Falling
11: Both edges
(cannot be captured)
INTTM00n signal is not
generated even if value
is captured.
Set values of ES0n1 and
ES0n0
Position of edge to be
captured
01: Rising
00: Falling
11: Both edges
INTTM01n signal is
generated each time
value is captured.
CRC0n1 bit = 0
TI01n pin input
Interrupt signal
TI01n Pin Input
Set values of ES1n1 and
ES1n0
Position of edge to be
captured
01: Rising
00: Falling
11: Both edges
INTTM00n signal is
generated each time
value is captured.
183

Related parts for UPD78F0537DGA(T)-9EV-A