UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 194

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
<R>
<R>
<R>
194
Notes 1.
Remark f
Address: FFB7H
Symbol
PRM01
2.
3.
PRS
If the peripheral hardware clock (f
f
• V
• V
• V
If the peripheral hardware clock (f
= 0), when 1.8 V ≤ V
The external clock from the TI001 pin requires a pulse longer than twice the cycle of the peripheral
hardware clock (f
PRS
: Peripheral hardware clock frequency
PRM011
DD
DD
DD
operating frequency varies depending on the supply voltage.
ES111
ES111
ES011
= 4.0 to 5.5 V: f
= 2.7 to 4.0 V: f
= 1.8 to 2.7 V: f
7
0
0
1
1
0
0
1
1
0
0
1
1
After reset: 00H
Figure 7-14. Format of Prescaler Mode Register 01 (PRM01)
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 00 AND 01
PRM010
ES110
ES010
ES110
PRS
6
0
1
0
1
0
1
0
1
0
1
0
1
).
DD
PRS
PRS
PRS
< 2.7 V, the setting of PRM011 = PRM010 = 0 (count clock: f
≤ 20 MHz
≤ 10 MHz
≤ 5 MHz (Standard and (A) grade products only)
R/W
Falling edge
Rising edge
Setting prohibited
Both falling and rising edges
Falling edge
Rising edge
Setting prohibited
Both falling and rising edges
f
f
f
TI001 valid edge
PRS
PRS
PRS
ES011
Note 2
/2
/2
User’s Manual U17260EJ6V0UD
5
4
6
PRS
PRS
) operates on the internal high-speed oscillation clock (f
) operates on the high-speed system clock (f
ES010
2 MHz
125 kHz
31.25 kHz
Note 3
f
PRS
4
= 2 MHz
TI011 pin valid edge selection
TI001 pin valid edge selection
Count clock selection
3
0
5 MHz
312.5 kHz
78.125 kHz
f
PRS
= 5 MHz
2
0
Note 1
625 kHz
156.25 kHz
f
10 MHz
PRS
= 10 MHz f
PRM011
1
XH
PRS
20 MHz
1.25 MHz
312.5 kHz
PRS
) (XSEL = 1), the
) is prohibited.
PRM010
= 20 MHz
0
RH
) (XSEL

Related parts for UPD78F0537DGA(T)-9EV-A