UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 541

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
23.2 Configuration of Power-on-Clear Circuit
23.3 Operation of Power-on-Clear Circuit
(1) In 1.59 V POC mode (option byte: POCMODE = 0)
(2) In 2.7 V/1.59 V POC mode (option byte: POCMODE = 1)
The block diagram of the power-on-clear circuit is shown in Figure 23-1.
• An internal reset signal is generated on power application.
• The supply voltage (V
• An internal reset signal is generated on power application.
• The supply voltage (V
The timing of generation of the internal reset signal by the power-on-clear circuit and low-voltage detector is
shown below.
detection voltage (V
internal reset signal is generated. It is released when V
detection voltage (V
internal reset signal is generated. It is released when V
V
DD
POC
DDPOC
DD
DD
Figure 23-1. Block Diagram of Power-on-Clear Circuit
= 1.59 V ±0.15 V), the reset status is released.
) and detection voltage (V
) and detection voltage (V
= 2.7 V ±0.2 V), the reset status is released.
Reference
voltage
source
CHAPTER 23 POWER-ON-CLEAR CIRCUIT
User’s Manual U17260EJ6V0UD
+
V
DD
POC
POC
= 1.59 V ±0.15 V) are compared. When V
= 1.59 V ±0.15 V) are compared. When V
DD
DD
≥ V
≥ V
POC
DDPOC
When the supply voltage (V
When the supply voltage (V
.
.
Internal reset signal
DD
DD
) exceeds the
) exceeds the
DD
DD
< V
< V
POC
POC
, the
, the
541

Related parts for UPD78F0537DGA(T)-9EV-A