UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 398

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
<R>
(2) Serial clock selection register 1n (CSIC1n)
398
Address: FF81H After reset: 00H R/W
CSIC10
Note
Symbol
Remark n = 0:
This register specifies the timing of the data transmission/reception and sets the serial clock.
CSIC1n can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00H.
1.
n = 0, 1:
If the peripheral hardware clock (f
f
• V
• V
• V
CKS102
PRS
CKP10
7
0
0
0
1
1
0
0
0
0
1
1
1
1
DD
DD
DD
operating frequency varies depending on the supply voltage.
= 4.0 to 5.5 V: f
= 2.7 to 4.0 V: f
= 1.8 to 2.7 V: f
Figure 16-5. Format of Serial Clock Selection Register 10 (CSIC10)
µ
µ
PD78F0531, 78F0532, 78F0533
PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
CKS101
DAP10
CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11
6
0
0
1
0
1
0
0
1
1
0
0
1
1
PRS
PRS
PRS
≤ 20 MHz
≤ 10 MHz
≤ 5 MHz (Standard and (A) grade products only)
CKS100
SI10 input timing
SI10 input timing
SI10 input timing
SI10 input timing
5
0
0
1
0
1
0
1
0
1
User’s Manual U17260EJ6V0UD
Specification of data transmission/reception timing
PRS
SCK10
SCK10
SCK10
SCK10
) operates on the high-speed system clock (f
f
f
f
f
f
f
f
External clock input to SCK10
PRS
PRS
PRS
PRS
PRS
PRS
PRS
SO10
SO10
SO10
SO10
CKP10
/2
/2
/2
/2
/2
/2
/2
4
2
3
4
5
6
7
1 MHz
500 kHz
250 kHz
125 kHz
62.5 kHz
31.25 kHz 78.13 kHz
15.63 kHz 39.06 kHz 78.13 kHz
f
2 MHz
PRS
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
CSI10 serial clock selection
D7 D6 D5 D4 D3 D2 D1 D0
D7 D6 D5 D4 D3 D2 D1 D0
=
DAP10
3
2.5 MHz
1.25 MHz
625 kHz
312.5 kHz
156.25 kHz 312.5 kHz
f
5 MHz
PRS
=
CKS102
5 MHz
2.5 MHz
1.25 MHz
625 kHz
156.25 kHz 312.5 kHz
f
10 MHz
PRS
2
=
Notes 1, 2
Setting
prohibited
5 MHz
2.5 MHz
1.25 MHz
625 kHz
156.25 kHz
f
20 MHz
CKS101
PRS
1
=
XH
) (XSEL = 1), the
Master mode
Slave mode
CKS100
Mode
Type
0
1
2
3
4

Related parts for UPD78F0537DGA(T)-9EV-A