UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 396

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
16.3 Registers Controlling Serial Interfaces CSI10 and CSI11
(1) Serial operation mode register 1n (CSIM1n)
396
Address: FF80H After reset: 00H R/W
CSIM10
Serial interfaces CSI10 and CSI11 are controlled by the following four registers.
• Serial operation mode register 1n (CSIM1n)
• Serial clock selection register 1n (CSIC1n)
• Port mode register 0 (PM0) or port mode register 1 (PM1)
• Port register 0 (P0) or port register 1 (P1)
Notes 1.
Caution Be sure to clear bit 5 to 0.
Symbol
Remark n = 0:
CSIM1n is used to select the operation mode and enable or disable operation.
CSIM1n can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00H.
2.
3.
4.
5.
6.
TRMD10
n = 0, 1:
DIR10
Bit 0 is a read-only bit.
To use P10/SCK10/T
(00H).
Bit 0 (CSOT10) of CSIM10 and serial I/O shift register 10 (SIO10) are reset.
Do not rewrite TRMD10 when CSOT10 = 1 (during serial communication).
The SO10 output (see Figure 16-1) is fixed to the low level when TRMD10 is 0. Reception is started
when data is read from SIO10.
Do not rewrite DIR10 when CSOT10 = 1 (during serial communication).
CSOT10
CSIE10
CSIE10
0
<7>
Note 5
0
1
1
0
1
0
1
Note 6
Note 4
Figure 16-3. Format of Serial Operation Mode Register 10 (CSIM10)
µ
µ
PD78F0531, 78F0532, 78F0533
PD78F0534, 78F0535, 78F0536, 78F0537, 78F0537D
Disables operation
Enables operation
Receive mode (transmission disabled).
Transmit/receive mode
MSB
LSB
Communication is stopped.
Communication is in progress.
TRMD10
CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11
6
Note 1
X
D0 and P12/SO10 as general-purpose ports, set CSIM10 in the default status
Note 2
5
0
User’s Manual U17260EJ6V0UD
and asynchronously resets the internal circuit
Operation control in 3-wire serial I/O mode
DIR10
4
Transmit/receive mode control
Communication status flag
First bit specification
3
0
2
0
Note 3
.
1
0
CSOT10
0

Related parts for UPD78F0537DGA(T)-9EV-A