UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 576

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
(2) UART6
the user’s manual for the PG-FP4, FL-PR4, PG-FPL3, or FP-LITE3.
Notes 1.
Remark
576
FLMD0
V
GND
CLK
/RESET
SI/RxD
SO/TxD
SCK
Signal Name
DD
The dedicated flash memory programmer generates the following signals for the 78K0/KE2. For details, refer to
Note The above figure illustrates an example of wiring when using the clock output from the PG-FP4 or FL-PR4.
Transfer rate: 115200 bps
2.
When using the clock output from the PG-FPL3 or FP-LITE3, connect CLK to X1/P121, and connect its
inverted signal to X2/EXCLK/P122.
×: The pin does not have to be connected.
Only the X1 clock (f
using the clock output of the dedicated flash memory programmer, pin connection varies depending on the
type of the dedicated flash memory programmer used.
Only the internal high-speed oscillation clock (f
: Be sure to connect the pin.
: The pin does not have to be connected if the signal is generated on the target board.
• PG-FP4, FL-PR4:
• PG-FPL3, FP-LITE3:
Figure 26-7. Communication with Dedicated Flash Memory Programmer (UART6)
Output
I/O
Output
Output
Input
Output
Output
memory programmer
I/O
Dedicated flash
Dedicated Flash Memory Programmer
Bxxxxx
Cxxxxxx
Axxxx
PG-FP4
Mode signal
V
Ground
Clock output to 78K0/KE2
Reset signal
Receive signal
Transmit signal
Transfer clock
STATVE
X
DD
) or external main system clock (f
voltage generation/power monitoring
Connect CLK of the programmer to EXCLK/X2/P122.
Connect CLK of the programmer to X1/P121, and connect its inverted signal to
X2/EXCLK/P122.
CHAPTER 26 FLASH MEMORY
Table 26-4. Pin Connection
User’s Manual U17260EJ6V0UD
/RESET
SO/TxD
FLMD0
CLK
SI/RxD
CLK
GND
Pin Function
V
Note
DD
RH
) can be used when CSI10 is used.
EXCLK
X1
X2
) can be used when UART6 is used. When
V
V
RESET
TxD6
RxD6
EXCLK
FLMD0
DD
SS
/EV
/EV
SS
DD
Note
/AV
/AV
FLMD0
V
V
Note 1
RESET
SO10/TxD6
SI10/RxD6
SCK10
DD
SS
SS
REF
, EV
, EV
78K0/KE2
Pin Name
78K0/KE2
SS
DD
, AV
, AV
SS
REF
CSI10
×
Note 2
Connection
UART6
Note 1
×

Related parts for UPD78F0537DGA(T)-9EV-A