UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 397

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
Address: FF88H After reset: 00H R/W
CSIM11
Notes 1.
Symbol
2.
3.
4.
5.
6.
7.
8.
TRMD11
SSE11
DIR11
Bit 0 is a read-only bit.
To use P02/SO11, P04/SCK11, and P05/SSI11/TI001 as general-purpose ports, set CSIM11 in the
default status (00H).
Bit 0 (CSOT11) of CSIM11 and serial I/O shift register 11 (SIO11) are reset.
Do not rewrite TRMD11 when CSOT11 = 1 (during serial communication).
The SO11 output (see Figure 16-2) is fixed to the low level when TRMD11 is 0. Reception is started
when data is read from SIO11.
Do not rewrite SSE11 when CSOT11 = 1 (during serial communication).
Before setting this bit to 1, fix the SSI11 pin input level to 0 or 1.
Do not rewrite DIR11 when CSOT11 = 1 (during serial communication).
CSOT11
CSIE11
CSIE11
0
<7>
Note 5
0
1
1
0
1
0
1
0
1
Notes 6, 7
Note 8
Note 4
Figure 16-4. Format of Serial Operation Mode Register 11 (CSIM11)
Disables operation
Enables operation
Receive mode (transmission disabled).
Transmit/receive mode
SSI11 pin is not used
SSI11 pin is used
MSB
LSB
Communication is stopped.
Communication is in progress.
TRMD11
CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11
6
Note 1
SSE11
Note 2
5
User’s Manual U17260EJ6V0UD
and asynchronously resets the internal circuit
Operation control in 3-wire serial I/O mode
DIR11
4
Transmit/receive mode control
Communication status flag
SSI11 pin use selection
First bit specification
3
0
2
0
Note 3
.
1
0
CSOT11
0
397

Related parts for UPD78F0537DGA(T)-9EV-A