UPD78F0537DGA(T)-9EV-A NEC, UPD78F0537DGA(T)-9EV-A Datasheet - Page 404

no-image

UPD78F0537DGA(T)-9EV-A

Manufacturer Part Number
UPD78F0537DGA(T)-9EV-A
Description
8BIT MCU, 128K FLASH, 7KB RAM, SMD
Manufacturer
NEC
Datasheet

Specifications of UPD78F0537DGA(T)-9EV-A

Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
(a) Serial interface CSI10
404
CSIE10 TRMD10 PM11
0
1
1
1
1
1
1
The relationship between the register settings and pins is shown below.
Notes 1. Can be set as port function.
Remark ×:
×
0
1
1
0
1
1
2. To use P10/SCK10/T
3. To use the slave mode, set CKS102, CKS101, and CKS100 to 1, 1, 1.
×
×
×
Note 1
Note 1
Note 1
CSIE10:
TRMD10:
CKP10:
CKS102, CKS101, CKS100: Bits 2 to 0 of CSIC10
PM1×:
P1×:
1
1
1
1
Table 16-2. Relationship Between Register Settings and Pins (1/2)
×
×
×
P11
Note 1
Note 1
Note 1
×
×
×
×
CHAPTER 16 SERIAL INTERFACES CSI10 AND CSI11
PM12
×
×
×
Note 1
Note 1
Note 1
0
0
0
0
X
D0 as port pins, clear CKP10 to 0.
×
×
×
P12
Note 1
Note 1
Note 1
0
0
0
0
User’s Manual U17260EJ6V0UD
don’t care
Bit 7 of serial operation mode register 10 (CSIM10)
Bit 6 of CSIM10
Bit 4 of serial clock selection register 10 (CSIC10)
Port mode register
Port output latch
PM10
×
Note 1
1
1
1
0
0
0
×
P10
Note 1
1
1
1
×
×
×
Master reception
transmission
transmission/
transmission/
reception
reception
transmission
Operation
reception
Master
Master
CSI10
Slave
Slave
Slave
Stop
Note 3
Note 3
Note 3
SI10/R
R
R
R
X
X
X
D0/P11
D0/P11
D0/P11
SI10
SI10
SI10
SI10
P11
X
D0/
Pin Function
SO10/P12
SO10
SO10
SO10
SO10
P12
P12
P12
T
(input)
(input)
(input)
SCK10/
(output)
(output)
(output)
P10
X
SCK10
SCK10
SCK10
SCK10
SCK10
SCK10
T
D0/P10
X
D0/
Note 2
Note 3
Note 3
Note 3

Related parts for UPD78F0537DGA(T)-9EV-A