r5s72060w200fpv Renesas Electronics Corporation., r5s72060w200fpv Datasheet - Page 488

no-image

r5s72060w200fpv

Manufacturer Part Number
r5s72060w200fpv
Description
32-bit Risc Microcomputer Superhtm Risc Engine Family / Sh7200 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R5S72060W200FPV
Manufacturer:
NEC
Quantity:
3 490
Part Number:
R5S72060W200FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
R5S72060W200FPV
0
Section 10 Multi-Function Timer Pulse Unit 2 (MTU2)
Notes: 1. TADCR must not be accessed in eight bits; it should always be accessed in 16 bits.
Table 10.29 Setting of Transfer Timing by Bits BF1 and BF0
Notes: 1. Data is transferred from the cycle set buffer register to the cycle set register when the
Rev. 2.00 Dec. 09, 2005 Page 464 of 1152
REJ09B0191-0200
Bit
0
Bit 7
BF1
0
0
1
1
2. When interrupt skipping is disabled (the T3AEN and T4VEN bits in the timer interrupt
3. If link with interrupt skipping is enabled while interrupt skipping is disabled, A/D
*
2. These settings are prohibited when complementary PWM mode is not selected.
Bit Name
ITB4VE
skipping set register (TITCR) are cleared to 0 or the skipping count set bits (3ACOR
and 4VCOR) in TITCR are cleared to 0), do not link A/D converter start requests with
interrupt skipping operation (clear the ITA3AE, ITA4VE, ITB3AE, and ITB4VE bits in the
timer A/D converter start request control register (TADCR) to 0).
converter start requests will not be issued.
Do not set to 1 when complementary PWM mode is not selected.
crest of the TCNT_4 count is reached in complementary PWM mode, when compare
match occurs between TCNT_3 and TGRA_3 in reset-synchronized PWM mode, or
when compare match occurs between TCNT_4 and TGRA_4 in PWM mode 1 or
normal operation mode.
Bit 6
BF0
0
1
0
1
Initial
Value
0*
Description
Does not transfer data from the cycle set buffer register to the cycle
set register.
Transfers data from the cycle set buffer register to the cycle set
register at the crest of the TCNT_4 count.*
Transfers data from the cycle set buffer register to the cycle set
register at the trough of the TCNT_4 count.*
Transfers data from the cycle set buffer register to the cycle set
register at the crest and trough of the TCNT_4 count.*
R/W
R/W
Description
TCIV_4 Interrupt Skipping Link Enable
Select whether to link A/D converter start requests
(TRG4BN) with TCIV_4 interrupt skipping operation.
0: Does not link with TCIV_4 interrupt skipping
1: Links with TCIV_4 interrupt skipping
1
2
2

Related parts for r5s72060w200fpv