PIC18F97J60-I/PF Microchip Technology, PIC18F97J60-I/PF Datasheet - Page 85

• Manufacturer Part Number: PIC18F97J60-I/PF
• Description: IC PIC MCU FLASH 65KX16 100TQFP
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F97J60-I/PF

• Program Memory Type: FLASH
• Program Memory Size: 128KB (64K x 16)
• Package / Case: 100-TQFP, 100-VQFP
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 41.667MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 70
• Ram Size: 3808 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 3808 B
• Interface Type: Display Driver/Ethernet/EUSART/I2C/MSSP/SPI
• Maximum Clock Frequency: 41.667 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 5
• Operating Supply Voltage: 2.35 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, DV164136, DM183033
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 16-ch x 10-bit
• Package: 100TQFP
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 41.667 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC162064 - HEADER INTFC MPLABICD2 64/80/100DM163024 - BOARD DEMO PICDEM.NET 2
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

TABLE 5-5:
© 2006 Microchip Technology Inc.
T3CON
PSPCON
SPBRG1
RCREG1
TXREG1
TXSTA1
RCSTA1
EECON2
EECON1
IPR3
PIR3
PIE3
IPR2
PIR2
PIE2
IPR1
PIR1
PIE1
MEMCON
OSCTUNE
TRISJ
TRISH
TRISG
TRISF
TRISE
TRISD
TRISC
TRISB
TRISA
LATJ
LATH
LATG
LATF
LATE
LATD
LATC
LATB
LATA
PORTJ
PORTH
PORTG
Legend: x = unknown, u = unchanged, - = unimplemented, read as ‘0’, q = value depends on condition, r = reserved bit, do not modify. Shaded cells
Note 1:
File Name
(6)
(6)
2:
3:
4:
5:
6:
7:
8:
9:
(6)
(6)
(6)
(6)
(5)
(5,7)
are unimplemented, read as ‘0’.
Bit 7 and bit 6 are cleared by user software or by a POR.
Bit 21 of the PC is only available in Serial Programming modes.
Reset value is ‘0’ when Two-Speed Start-up is enabled and ‘1’ if disabled.
Alternate names and definitions for these bits when the MSSP module is operating in I
These bits and/or registers are only available in 100-pin devices; otherwise, they are unimplemented and read as ‘0’. Reset values shown
apply only to 100-pin devices.
These bits and/or registers are only available in 80-pin and 100-pin devices; in 64-pin devices, they are unimplemented and read as ‘0’. Reset
values are shown for 100-pin devices.
In Microcontroller mode, the bits in this register are unwritable and read as ‘0’.
PLLEN is only available when either ECPLL or HSPLL Oscillator mode is selected; otherwise, read as ‘0’.
Implemented in 100-pin devices in Microcontroller mode only.
EUSART1 Baud Rate Generator Register Low Byte
EUSART1 Receive Register
EUSART1 Transmit Register
Program Memory Control Register (not a physical register)
SSP2IP
SSP2IE
TRISH7
TRISG7
TRISE7
TRISD7
SSP2IF
TRISJ7
LATH7
LATG7
LATE7
LATD7
PSPIP
PSPIF
PSPIE
LATJ7
OSCFIP
OSCFIF
OSCFIE
TRISF7
TRISC7
TRISB7
PPST1
EBDIS
LATC7
LATB7
RH7
RG7
CSRC
LATF7
RDPU
SPEN
RJ7
RD16
Bit 7
IBF
—
—
(5)
(6)
(5)
REGISTER FILE SUMMARY (PIC18F97J60 FAMILY) (CONTINUED)
(5)
(9)
(9)
(9)
(6)
(6)
(5)
(5)
(5)
(5)
(5)
(5)
(6)
(6)
(5)
(5)
TRISG6
BCL2IP
BCL2IE
TRISH6
TRISE6
TRISD6
BCL2IF
TRISJ6
PLLEN
LATG6
LATH6
LATE6
LATD6
T3CCP2
LATJ6
TRISC6
TRISF6
TRISB6
LATC6
RG6
LATF6
LATB6
RH6
REPU
RJ6
CMIP
CMIE
CMIF
ADIP
ADIE
Bit 6
ADIF
OBF
TX9
RX9
—
—
—
(5)
(6)
(5)
(5)
(6)
(8)
(6)
(5)
(5)
(5)
(5)
(5)
(5)
(6)
(6)
(5)
(5)
T3CKPS1
TRISH5
TRISG5
TRISD5
TRISJ5
RC2IP
RC2IE
LATH5
LATG5
LATD5
RC2IF
LATJ5
TRISF5
TRISE5
TRISC5
TRISB5
TRISA5
WAIT1
PPST0
LATC5
RG5
ETHIP
ETHIF
ETHIE
RC1IP
RC1IF
RC1IE
LATF5
LATE5
LATB5
LATA5
RH5
SREN
RJ5
TXEN
IBOV
Bit 5
—
(6)
(6)
(5)
(6)
(6)
(6)
(6)
(6)
(5)
(5)
(6)
(6)
(5)
(5)
PSPMODE
T3CKPS0
TRISH4
TRISD4
TRISJ4
LATH4
LATD4
TX2IP
TX2IE
LATJ4
TX2IF
TRISG4
TRISF4
TRISE4
TRISC4
TRISB4
TRISA4
LATG4
WAIT0
LATF4
LATE4
LATC4
LATB4
LATA4
RH4
SYNC
CREN
TX1IP
TX1IF
TX1IE
PPRE
RJ4
FREE
Bit 4
RG4
r
r
r
(6)
(6)
(6)
Preliminary
(6)
(6)
(6)
(6)
(5)
(6)
(6)
(5)
TRISH3
TRISG3
TRISD3
TRISJ3
LATH3
LATG3
LATD3
T3CCP1
WRERR
LATJ3
TMR4IP
TMR4IF
TMR4IE
SENDB
ADDEN
BCL1IP
BCL1IE
SSP1IP
SSP1IF
SSP1IE
TRISF3
TRISE3
TRISC3
TRISB3
TRISA3
BCL1IF
LATF3
LATE3
LATC3
LATB3
RH3
RG3
LATA3
RJ3
Bit 3
—
—
—
(5)
(6)
(6)
PIC18F97J60 FAMILY
(5)
(6)
(5)
(6)
(5)
(6)
(5)
(6)
TRISH2
TRISG2
TRISJ2
LATH2
LATG2
T3SYNC
LATJ2
CCP5IP
CCP5IF
CCP5IE
CCP1IP
CCP1IF
CCP1IE
TRISE2
TRISD2
TRISC2
TRISB2
TRISA2
TRISF2
WREN
LATE2
LATD2
LATC2
LATB2
RH2
RG2
BRGH
LATF2
LATA2
FERR
RJ2
Bit 2
—
—
—
—
—
—
(5)
(6)
(6)
(5)
(6)
(6)
(5)
(6)
(6)
2
C™ Slave mode.
TRISH1
TRISG1
TRISJ1
TMR3CS
LATG1
LATH1
LATJ1
CCP4IP
CCP4IF
CCP4IE
TMR3IP
TMR3IF
TMR3IE
TMR2IP
TMR2IF
TMR2IE
TRISD1
TRISC1
TRISB1
TRISF1
TRISE1
TRISA1
LATE1
LATD1
LATC1
LATB1
RH1
RG1
OERR
LATF1
LATA1
TRMT
RJ1
WM1
Bit 1
WR
—
—
(5)
(6)
(6)
(5)
(6)
(6)
(5)
(6)
(6)
TRISG0
TRISH0
TRISF0
TMR3ON
TRISJ0
LATG0
LATH0
LATF0
LATJ0
CCP3IP
CCP3IF
CCP3IE
CCP2IP
CCP2IF
CCP2IE
TMR1IP
TMR1IF
TMR1IE
TRISD0
TRISC0
TRISE0
TRISB0
TRISA0
LATD0
LATC0
RG0
LATE0
LATB0
LATA0
RH0
RX9D
RJ0
TX9D
WM0
Bit 0
—
—
—
(5)
(6)
(6)
(5)
(5)
(6)
(6)
(5)
(5)
(6)
(6)
0000 0000
0000 ----
0000 0000
0000 0000
xxxx xxxx
0000 0010
0000 000x
---- ----
---0 x00-
1111 1111
0000 0000
0000 0000
1111 1-11
0000 0-00
0000 0-00
1111 1111
0000 0000
0000 0000
0-00 --00
0000 ----
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
1111 1111
--11 1111
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
00xx xxxx
xxxx xxxx
0000 xxxx
111x xxxx
POR, BOR
Values on
DS39762B-page 83
Details on
61, 175
61, 160
61, 304
61, 313
61, 304
61, 304
61, 132
61, 126
61, 129
61, 131
61, 125
61, 128
61, 130
61, 124
61, 127
61, 106
61, 158
61, 156
61, 154
61, 151
61, 149
61, 146
61, 143
61, 140
61, 137
61, 158
61, 156
62, 154
62, 151
62, 149
62, 146
62, 143
62, 140
62, 137
62, 158
62, 156
62, 154
61, 311
61, 96
61, 97
61, 41
Page: