EP3SE50F780I3N Altera, EP3SE50F780I3N Datasheet - Page 413

no-image

EP3SE50F780I3N

Manufacturer Part Number
EP3SE50F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
540
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3SE50F780I3N
0
Altera Corporation
November 2007
PORSEL
nIO_PULLUP
MSEL[2..0]
nCONFIG
Table 11–14. Dedicated Configuration Pins on the Stratix III Device (Part 2 of 6)
Pin Name
User Mode
N/A
N/A
N/A
N/A
Configuration
Scheme
All
All
All
All
Pin Type
Input
Input
Input
Input
Dedicated input which selects between a POR
time of 12 ms or 100 ms. A logic high (1.8 V,
2.5 V, 3.0 V, 3.3 V) selects a POR time of
approximately 12 ms and a logic low selects
POR time of approximately 100 ms.
The
and has an internal 5-kΩ pull-down resistor
that is always active. You should tie the
PORSEL
Dedicated input that chooses whether the
internal pull-up resistors on the user I/O pins
and dual-purpose I/O pins (
DATA[7..0]
CLKUSR
and during configuration. A logic high (1.8 V,
2.5 V, 3.0 V, 3.3 V) turns off the weak internal
pull-up resistors, while a logic low turns them
on.
The
V
resistor that is always active. You can tie the
nIO-PULLUP
1-kΩ pull-up resistor or tie it directly to GND.
3-bit configuration input that sets the Stratix III
device configuration scheme. Refer to
Table 11–1
You must hard-wire these pins to V
GND.
The
pull-down resistors that are always active.
Configuration control input. Pulling this pin low
during user-mode will cause the device to lose
its configuration data, enter a reset state, and
tri-state all I/O pins. Returning this pin to a
logic high level will initiate a reconfiguration.
Configuration is possible only if this pin is high,
except in JTAG programming mode when
nCONFIG
CC
and has an internal 5-kΩ pull-down
PORSEL
nIO-PULLUP
MSEL[2..0]
Stratix III Device Handbook, Volume 1
,
pin directly to V
INIT_DONE
is ignored.
for the appropriate connections.
input buffer is powered by V
Configuring Stratix III Devices
,
directly to V
nWS
Description
input buffer is powered by
pins have internal 5-kΩ
,
nRS
) are on or off before
CCPGM
,
RDYnBSY
CCPGM
nCSO
or GND.
,
or use a
nASDO
CCPGM
,
nCS
11–53
or
,
CC
,

Related parts for EP3SE50F780I3N