EP3SE50F780I3N Altera, EP3SE50F780I3N Datasheet - Page 9
EP3SE50F780I3N
Manufacturer Part Number
EP3SE50F780I3N
Description
Stratix III
Manufacturer
Altera
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA
Quantity:
540
Part Number:
EP3SE50F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 9 of 904
- Download datasheet (13Mb)
Contents
Chapter 12. Remote System Upgrades With Stratix III Devices
Chapter 13. IEEE 1149.1 (JTAG) Boundary-Scan Testing in Stratix III Devices
Altera Corporation
Referenced Documents ..................................................................................................................... 11–60
Document Revision History ............................................................................................................. 11–61
Introduction .......................................................................................................................................... 12–1
Remote System Upgrade Mode ......................................................................................................... 12–6
Dedicated Remote System Upgrade Circuitry ................................................................................ 12–8
Quartus II Software Support ............................................................................................................ 12–15
Conclusion .......................................................................................................................................... 12–16
Referenced Documents ..................................................................................................................... 12–16
Document Revision History ............................................................................................................. 12–16
Introduction .......................................................................................................................................... 13–1
IEEE Std. 1149.1 BST Architecture .................................................................................................... 13–2
IEEE Std. 1149.1 Boundary-Scan Register ........................................................................................ 13–4
IEEE Std. 1149.1 BST Operation Control .......................................................................................... 13–9
I/O Voltage Support in JTAG Chain .............................................................................................. 13–18
IEEE Std. 1149.1 BST Circuitry ......................................................................................................... 13–20
IEEE Std. 1149.1 BST for Configured Devices ............................................................................... 13–21
IEEE Std. 1149.1 BST Circuitry (Disabling) .................................................................................... 13–21
IEEE Std. 1149.1 BST Guidelines ..................................................................................................... 13–22
Boundary-Scan Description Language (BSDL) Support .............................................................. 13–23
Conclusion .......................................................................................................................................... 13–23
Referenced Documents ..................................................................................................................... 13–23
Document Revision History ............................................................................................................. 13–24
Enabling Remote Update .............................................................................................................. 12–4
Configuration Image Types .......................................................................................................... 12–5
Overview ......................................................................................................................................... 12–6
Remote Update Mode .................................................................................................................... 12–6
Remote System Upgrade Registers ............................................................................................ 12–10
Remote System Upgrade State Machine ................................................................................... 12–13
User Watchdog Timer .................................................................................................................. 12–14
altremote_update Megafunction ................................................................................................ 12–15
Boundary-Scan Cells of a Stratix III Device I/O Pin ................................................................. 13–6
SAMPLE/PRELOAD Instruction Mode ................................................................................... 13–12
EXTEST Instruction Mode .......................................................................................................... 13–14
BYPASS Instruction Mode .......................................................................................................... 13–16
IDCODE Instruction Mode ......................................................................................................... 13–17
USERCODE Instruction Mode ................................................................................................... 13–18
CLAMP Instruction Mode .......................................................................................................... 13–18
HIGHZ Instruction Mode ........................................................................................................... 13–18
Contents
ix
Related parts for EP3SE50F780I3N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: