HD6417660 RENESAS [Renesas Technology Corp], HD6417660 Datasheet - Page 722

no-image

HD6417660

Manufacturer Part Number
HD6417660
Description
Renesas 32-Bit RISC Microcomputer
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
26.2
Table 26.1 shows the pin configuration of the H-UDI.
Table 26.1 Pin Configuration
Note: The ASEMD0 pin should be fixed to high level when using the boundary scan function.
Rev. 1.00, 02/04, page 684 of 804
Pin Name
TCK
TMS
TRST
TDI
TDO
ASEMD0
ASEBRKAK,
AUDSYNC,
AUDATA3 to
AUDATA0,
AUDCK
Input/Output Pins
I/O
Input
Input
Input
Input
Output
Input
Output
Mode Select Input Pin
Dedicated Emulator Pin
Description
Serial Data Input/Output Clock Pin
Data is serially supplied to the H-UDI from the data input pin (TDI),
and output from the data output pin (TDO), in synchronization with
this clock.
The state of the TAP control circuit is determined by changing this
signal in synchronization with TCK. The protocol conforms to the
JTAG standard (IEEE Std.1149.1).
Reset Input Pin
Input is accepted asynchronously with respect to TCK, and when
low, the H-UDI is reset. TRST must be low for a constant period
when power is turned on regardless of using the H-UDI function.
This is different from the JTAG standard.
See section 26.4.2, Reset Configuration, for more information.
Serial Data Input Pin
Data transfer to the H-UDI is executed by changing this signal in
synchronization with TCK.
Serial Data Output Pin
Data read from the H-UDI is executed by reading this pin in
synchronization with TCK. The data output timing depends on the
command type set in the SDIR. See section 26.3.2 Instruction
Register (SDIR), for more information.
ASE Mode Select Pin
If a low level is input at the ASEMD0 pin while the RESETP pin is
asserted, ASE mode is entered; if a high level is input, normal
mode is entered and the JTAG function can be used. In ASE
mode, the dedicated emulator function can be used. The input to
the ASEMD0 pin should be fixed to either high or low level.

Related parts for HD6417660