RS8234EBGC Mindspeed Technologies, RS8234EBGC Datasheet - Page 221

no-image

RS8234EBGC

Manufacturer Part Number
RS8234EBGC
Description
RS8234EBGC ATM XBR SAR
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Part Number:
RS8234EBGC
Manufacturer:
AD
Quantity:
64
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
RS8234
ATM ServiceSAR Plus with xBR Traffic Management
7.1.4 Local vs. Host Processing of OAM
28234-DSH-001-B
ATM carries with it significant network management overhead. The RS8234
supports those robust OAM features described previously. Due to the breadth of
ATM applications and the continuing evolution of ATM management standards, it
is essential that a range of flexibility be provided in the processing of network
management overhead. To provide this flexibility, the RS8234 includes an
optional local processor interface.
reassembly, it can route OAM traffic including PM traffic to and from this local
processor, thereby off-loading ATM network management from the host. Thus,
host processing power is focused on the user applications specifically concerned
with processing ATM user data traffic.
queues (OAM_BFR_QU and OAM_STAT_QU, addresses for both assigned in the
RSM_CTRL1 register). If the OAM_QU_EN bit in the RSM_CTRL1 register is
set to a logic high, then the RS8234 routes OAM traffic to these global queues.
And with SAR shared memory addresses assigned to these global queues, the
RS8234 processes OAM traffic through the local processor, thereby freeing the
host from these management functions. As well, the global OAM segmentation
status queue, SEG_CTRL(OAM_STAT_ID), is used if the OAM_STAT bit in the
segmentation buffer descriptor is a logic high.
7.2 Segmentation of OAM Cells
The host (or local processor) places OAM cells in a single buffer, and thus
allocates a single segmentation buffer descriptor (SBD) for the OAM cell data
buffer, not a linked list of SBDs.
available transmit queue entry, and sets the VLD bit to one.
submits the OAM cell data buffer to the xBR Traffic Manager and the cell thus is
scheduled for transmission.
Since the RS8234 is capable of SAR shared memory segmentation and
To accomplish this, the RS8234 provides global OAM buffer and status
The host (or local processor) then writes a pointer to that SBD in the next
When the segmentation coprocessor processes that transmit queue entry, it
Mindspeed Technologies
7.2 Segmentation of OAM Cells
7.0 OAM Functions
7-7

Related parts for RS8234EBGC