RS8234EBGC Mindspeed Technologies, RS8234EBGC Datasheet - Page 302

no-image

RS8234EBGC

Manufacturer Part Number
RS8234EBGC
Description
RS8234EBGC ATM XBR SAR
Manufacturer
Mindspeed Technologies
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RS8234EBGC
Manufacturer:
MINDSPEED
Quantity:
67
Part Number:
RS8234EBGC
Manufacturer:
AD
Quantity:
64
Part Number:
RS8234EBGC
Manufacturer:
MNDSPEED
Quantity:
648
13.0 RS8234 Registers
13.5 Reassembly Registers
0xfc - Reassembly Free Buffer Queue Control Register (RSM_FQCTRL)
This register contains free buffer queue control information.
0x100 - Reassembly Table Base Register (RSM_TBASE)
This register consists of a 16-bit address pointer that points to the beginning of the VPI Index table, and a 16-bit
address pointer that points to the beginning of the RSM VCC Table. Since both tables reside in SAR shared
memory, the tables start on 128-byte boundaries. The size of the VPI Index Table used in the direct index
method is dependent upon the setting of RSM_CTRL0(VPI_MASK).
13-20
31-16
15-14
31-16
11-8
15-0
7-0
Bit
Bit
13
12
Field
Field
Size
Size
16
16
16
2
1
1
4
8
RSM_VCCB
RSM_ITB
Reserved
FBQ_SIZE
FWD_RND
FBQ0_RTN
FWD_EN
FBQ_UD_INT
Name
Name
Mindspeed Technologies
Not implemented at this time.
Free Buffer Queue Size. Selects the size of all free buffer queues.
0 = 64
1 = 256
2 = 1,024
3 = 4,096
Buffer Return Processing Priority Selection. When a logic low, buffer return
entries are processed from queues in priority fashion with queue 15 having
the highest priority. When a logic high, round robin arbitration is used.
Free Buffer Queue 0 Buffer Return Enable. When a logic high, bank 0 is
enabled to process buffer return for firewall operation. When this bit is set,
queue entries 0–15 are four words independent of the value of FWD_EN;
otherwise, they are two words.
Forward Processing Enable. Selects the number of free buffer queues in
bank 0 that have buffer return processing enabled. Starting with free buffer
queue 0, a value of zero in FWD_EN selects only one queue, and a value of
15 selects 16 queues.
Free Buffer Queue Update Interval. This value determines how many buffers
are taken off the free buffer queue before the reassembly coprocessor writes
the current read index pointer to host or SAR shared memory.
Reassembly VCC Table Base Address.
VPI Index Table Base Address.
ATM ServiceSAR Plus with xBR Traffic Management
Description
Description
28234-DSH-001-B
RS8234

Related parts for RS8234EBGC